- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373966 > AD9735 (Analog Devices, Inc.) 14/12/10-Bit, 1200 MSPS D/A Converters PDF資料下載
參數(shù)資料
| 型號： | AD9735 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 14/12/10-Bit, 1200 MSPS D/A Converters |
| 中文描述： | 14/12/10-Bit，1200 MSPS的D / A轉(zhuǎn)換 |
| 文件頁數(shù)： | 16/42頁 |
| 文件大?。?/td> | 934K |
| 代理商： | AD9735 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁
AD9736/AD9735/AD9734
Preliminary Technical Data
Rev. PrJ | Page 16 of 42
REG 02, 03 -> Full Scale Current (FSC)
Reading REG 02 & 03 return previously written values for all defined register bits unless otherwise noted. Reset value in
bold
text.
ADR
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
0x02
FSC_1
SLEEP
FSC<9>
FSC<8>
0x03
FSC_2
FSC<7>
FSC<6>
FSC<5>
FSC<4>
FSC<3>
FSC<2>
FSC<1>
FSC<0>
SLEEP
: WRITE ->
0
, Enable DAC output
1, Set DAC output current to 0mA
FSC<9:0>
: WRITE ->
0x000, 10mA full scale output current
0x200
, 20mA full scale output current
0x3FF, 30mA full scale output current
NOTE: Iout = (72 + 192 * ( FSC<9:0> / 1024 ) ) * I120
where I120 = Vref / R120u, for example 1.2V / 10k = 120uA
REG 04, 05, 06 -> LVDS Controller (LVDS_CNT)
Reading REG 04, 05 & 06 return previously written values for all defined register bits unless otherwise noted. Reset value in
bold
text.
ADR
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
0x04
LVDS_CNT1
MSD<3>
MSD<2>
MSD<1>
MSD<0>
MHD<3>
MHD<2>
MHD<1>
MHD<0>
0x05
LVDS_CNT2
SD<3>
SD<2>
SD<1>
SD<0>
LCHANGE
ERR_HI
ERR_LO
CHECK
0x06
LVDS_CNT3
LSURV
LAUTO
LFLT<3>
LFLT<2>
LFLT<1>
LFLT<0>
LTRH<1>
LTRH<0>
MSD<3:0>
: WRITE ->
0x0
, Set setup delay for the measurement system
: READ ->
If ( LAUTO == 1) the latest measured value for the setup delay
If ( LAUTO == 0) read back of the last SPI write to this bit
MHD<3:0>
: WRITE ->
0x0
, Set hold delay for the measurement system
: READ ->
If ( LAUTO == 1) the latest measured value for the hold delay
If ( LAUTO == 0) read back of the last SPI write to this bit
SD<3:0>
: WRITE->
0x0
, Set sample delay
: READ ->
If ( LAUTO == 1) the result of a measurement cycle is stored in this register
If ( LAUTO == 0) read back of the last SPI write to this bit
LCHANGE
: READ ->
0, No change from previous measurement
1, Change in value from the previous measurement
NOTE: The average filter and the threshold detection are not applied to this bit
ERR_HI
: READ ->
One of the 15 LVDS inputs is above the input voltage limits of the IEEE reduce link spec.
ERR_LO
: READ ->
One of the 15 LVDS inputs is below the input voltage limits of the IEEE reduced link spec.
CHECK
: READ ->
0, Phase measurement – sampling in the previous or following DATA cycle
1, Phase measurement – sampling in the correct DATA cycle
LSURV
: WRITE ->
0
, The controller stops after completion of the current measurement cycle
1, Continuous measurements are taken and an interrupt is issued if the clock alignment drifts beyond the threshold value
LAUTO
: WRITE ->
0
, Sample delay is not automatically updated
1, Continuously starts measurement cycles and updates the sample delay according to the measurement
NOTE: LSURV (REG06 Bit 7) must be set to 1 and the LVDS IRQ (REG01 Bit 3) must be set to 0 for AUTO mode
LFLT<3:0>
: WRITE ->
0x0
, Average filter length, Delay = Delay + Delta Delay / 2^ LFLT<3:0>, values greater than 12 (0x0C) are clipped to 12
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9736 | 14/12/10-Bit, 1200 MSPS D/A Converters |
| AD9736-EB | 14/12/10-Bit, 1200 MSPS D/A Converters |
| AD9736BBC | 14/12/10-Bit, 1200 MSPS D/A Converters |
| AD974(中文) | 4-Channel, 16-Bit, 200 kSPS Data Acquisition System(4通道,200kSPS16位數(shù)據(jù)采集系統(tǒng)) |
| AD9740 | 10-Bit, 165 MSPS TxDAC D/A Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9735BBC | 功能描述:IC DAC 12BIT 1.2GSPS 160CSPBGA RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:1,000 系列:- 設(shè)置時間:1µs 位數(shù):8 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:8 電壓電源:雙 ± 功率耗散（最大）:941mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC W 包裝:帶卷 (TR) 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| AD9735BBCRL | 功能描述:IC DAC 12BIT 1.2GSPS 160CSPBGA RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD9735BBCZ | 功能描述:IC DAC 12BIT 1.2GSPS 160-CSPBGA RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD9735BBCZ1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:10-/12-/14-Bit, 1200 MSPS DACS |
| AD9735BBCZRL | 功能描述:IC DAC 12BIT 1.2GSPS 160-CSPBGA RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。