- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10067 > AD9644CCPZRL7-80 (Analog Devices Inc)IC ADC 14BIT 80MSPS 3V 48LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9644CCPZRL7-80 |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 18/44頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 14BIT 80MSPS 3V 48LFCSP |
| 標(biāo)準(zhǔn)包裝： | 750 |
| 位數(shù)： | 14 |
| 采樣率（每秒）： | 80M |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 功率耗散（最大）： | 460mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 48-LFCSP-VQ（7x7） |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 2 個(gè)差分，雙極 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)當(dāng)前第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)
Data Sheet
AD9644
Rev. C | Page 25 of 44
Figure 62 shows a simplified block diagram of the AD9644
JESD204A links. The two links each have a primary and a
secondary converter input and lane output. By default, the
primary Input 0 of Link A is ADC Converter A and its primary
lane Output 0 is sent on output Lane A. The primary Input 0 of
Link B is ADC Converter B and its primary lane Output 0 is
sent on output Lane B. Muxes throughout the design are used to
enable secondary inputs/outputs and swap lane outputs for other
configurations. The JESD204A block for AD9644 is designed to
support the configurations described in Table 10 via a quick
configuration register at Address 0x5E accessible via the SPI bus.
In addition to the default mode, the user can program the AD9644
to output both ADC channels on a single lane (F = 4). This mode
allows use of a single high speed data lane, which simplifies board
layout and connector requirements. In Figure 64 the ADC A
output is represented by Word 0 and the ADC B output by Word 1.
The third output mode utilizes a single link to support both
channels. In single link mode, the DSYNCA pin is used to support
both outputs. This mode is useful for optimal alignment between
the output channels.
The 8B/10B encoding works by taking eight bits of data (an octet)
and encoding them into a 10-bit symbol. By default in the
AD9644, the 14-bit converter word is broken into two octets.
Bit 13 through Bit 6 are in the first octet. The second octet
contains Bit 5 through Bit 0 and two tail bits. The MSB of the tail
bits can also be used to indicate an out-of-range condition. The
tail bits are configured using the JESD204A link control
Register 1, Address 0x60, Bit 6.
The two resulting octets are optionally scrambled and encoded
into their corresponding 10-bit code. The scrambling function
is controlled by the JESD204A scrambling and lane configuration
register, Address 0x06E, Bit 7. Figure 63 shows how the 14-bit
data is taken from the ADC, the tail bits are added, the two octets
are scrambled, and how the octets are encoded into two 10-bit
symbols. Figure 63 illustrates the default data format.
The scrambler uses a self-synchronizing polynomial-based
algorithm defined by the equation 1 + x14 + x15. The descrambler
in the receiver should be a self-synchronizing version of the
scrambler polynomial. Figure 65 shows the corresponding
receiver data path.
Refer to JEDEC Standard No. 204A-April 2008, Section 5.1, for
complete transport layer and data format details and Section 5.2
for a complete explanation of scrambling and descrambling.
AD9644
DUAL ADC
JESD204A LINK A
(M = 0, 1, 2; L = 0, 1, 2)
CONVERTER A
SAMPLE
PRIMARY
CONVERTER
INPUT [0]
PRIMARY
LANE
OUTPUT [0]
SECONDARY
CONVERTER
INPUT [1]
SECONDARY
LANE
OUTPUT [1]
JESD204A LINK B
(M = 0, 1, 2; L = 0, 1, 2)
SECONDARY
CONVERTER
INPUT [1]
SECONDARY
LANE
OUTPUT [1]
PRIMARY
CONVERTER
INPUT [0]
PRIMARY
LANE
OUTPUT [0]
CONVERTER B
SAMPLE
A
B
A
B
CONVERTER B
INPUT
CONVERTER A
INPUT
LANE B
LANE A
LANE 0
LANE 1
LINK A
~SYNC
LINK B
~SYNC
LANE
MUX
(SPI
REGISTER
0x5F)
LANE 1
LANE 0
CONVERTER A
CONVERTER B
09180-
045
Figure 62. AD9644 Transmit Link Simplified Block Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| IDT7283L20PA | IC MEM FIFO 2048X9 20NS 56-TSSOP |
| LT1136ACSW#PBF | IC 4DRV/5RCV RS232 5V 28-SOIC |
| MS27466T11B5SA | CONN RCPT 5POS WALL MT W/SCKT |
| IDT72215LB10PF | IC FIFO 512X18 SYNC 10NS 64-TQFP |
| LT1136ACSW | IC 4DRV/5RCV RS232 5V 28-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9645 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual, 14-Bit, 80 MSPS/125 MSPS, Serial LVDS |
| AD9645-125EBZ | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 14Bit 125Msps Dual ADC w/serial LVDS RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評(píng)估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| AD9645BCPZ-125 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Dual 14-Bit 125 MSPS Serial LVDS 1.8V RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體: |
| AD9645BCPZ-80 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Dual 14-Bit 80 MSPS Serial LVDS 1.8V RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體: |
| AD9645BCPZRL7-125 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Dual 14-Bit 125 MSPS Serial LVDS 1.8V RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風(fēng)格: 封裝 / 箱體: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。