- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10057 > AD9644BCPZRL7-80 (Analog Devices Inc)IC ADC 14BIT 80MSPS 3V 48LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9644BCPZRL7-80 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 27/44頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 14BIT 80MSPS 3V 48LFCSP |
| 標準包裝： | 750 |
| 位數(shù)： | 14 |
| 采樣率（每秒）： | 80M |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 功率耗散（最大）： | 460mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-VFQFN 裸露焊盤，CSP |
| 供應商設備封裝： | 48-LFCSP-VQ（7x7） |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 2 個差分，雙極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
Data Sheet
AD9644
Rev. C | Page 33 of 44
MEMORY MAP
READING THE MEMORY MAP REGISTER TABLE
Each row in the memory map register table has eight bit locations.
The memory map is roughly divided into four sections: the chip
configuration registers (Address 0x00 to Address 0x02); the
channel index and transfer registers (Address 0x05 and
Address 0xFF); the ADC functions registers, including setup,
control, and test (Address 0x08 to Address 0x3A); and the
JESD204A configuration registers (Address 0x5E to Address 0x79).
The memory map register table (see Table 17) lists the default
hexadecimal value for each hexadecimal address shown. The
column with the heading Bit 7 (MSB) is the start of the default
hexadecimal value given. For example, Address 0x18, the input
span select register, has a hexadecimal default value of 0x00. This
means that Bit 0 through Bit 4 = 0, and the remaining bits are 0s.
This setting is the default reference selection setting. The default
value uses a 1.75 V p-p reference. For more information on this
function and others, see the AN-877 Application Note, Interfacing
to High Speed ADCs via SPI. This application note details the
functions con-trolled by Register 0x00 to Register 0xFF.
Open Locations
All address and bit locations that are not included in Table 17
are not currently supported for this device. Unused bits of a
valid address location should be written with 0s. Writing to these
locations is required only when part of an address location is
open (for example, Address 0x18). If the entire address location
is open (for example, Address 0x13), this address location should
not be written.
Default Values
After the AD9644 is reset, critical registers are loaded with
default values. The default values for the registers are given in
the memory map register table, Table 17.
Logic Levels
An explanation of logic level terminology follows:
“Bit is set” is synonymous with “bit is set to Logic 1” or
“writing Logic 1 for the bit.”
“Clear a bit” is synonymous with “bit is set to Logic 0” or
“writing Logic 0 for the bit.”
Transfer Register Map
Address 0x08 through Address 0x79 are shadowed. Writes to
these addresses do not affect part operation until a transfer
command is issued by writing 0x01 to Address 0xFF, setting the
transfer bit. This allows these registers to be updated internally
and simultaneously when the transfer bit is set. The internal
update takes place when the transfer bit is set, and the bit
autoclears.
Channel-Specific Registers
Some channel setup functions, such as the channel output
mode, can be programmed differently for each ADC or link
channel. In these cases, channel address locations are internally
duplicated for each channel. These registers and bits are
designated in Table 17 as local. These local registers and bits can
be accessed by setting the appropriate Channel A/Link A or
Channel B/Link B bits in Register 0x05.
If both bits are set in register 0x05, the subsequent write affects
the registers of both channels/links. In a SPI read cycle, only
Channel A/Link A or Channel B/Link B should be set to read
one of the two registers. If both bits are set during an SPI read
cycle, the part returns the value for Channel A/Link A. Registers
and bits designated as global in Table 17 affect the entire part or the
channel features for which independent settings are not allowed
between channels. The settings in Register 0x05 do not affect
the global registers and bits.
相關PDF資料 |
PDF描述 |
|---|---|
| LT1081ISW | IC DRVR/RCVR DUAL-RS232 5V16SOIC |
| MS3106E28-9S | CONN PLUG 12POS STRAIGHT W/SCKT |
| LTC2144CUP-14#TRPBF | IC ADC DUAL 14BIT 105MSPS 64-QFN |
| VI-2N3-IW-F4 | CONVERTER MOD DC/DC 24V 100W |
| LTC2267CUJ-14#TRPBF | IC ADC 14BIT 105MSPS DUAL 40QFN |
相關代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9644CCPZ-80 | 功能描述:IC ADC 14BIT 80MSPS 3V 48LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應商設備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| AD9644CCPZRL7-80 | 功能描述:IC ADC 14BIT 80MSPS 3V 48LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應商設備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| AD9645 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual, 14-Bit, 80 MSPS/125 MSPS, Serial LVDS |
| AD9645-125EBZ | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 14Bit 125Msps Dual ADC w/serial LVDS RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| AD9645BCPZ-125 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Dual 14-Bit 125 MSPS Serial LVDS 1.8V RoHS:否 制造商:Analog Devices 通道數(shù)量: 結(jié)構(gòu): 轉(zhuǎn)換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風格: 封裝 / 箱體: |
發(fā)布緊急采購，3分鐘左右您將得到回復。