Quad, 12-Bit, 170 MSPS/210 MSPS
Serial Output 1.8 V ADC
Data Sheet
Rev. B
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibilityisassumedbyAnalogDevicesforitsuse,norforanyinfringementsofpatentsorother
rightsofthirdpartiesthatmayresultfromitsuse.Specificationssubjecttochangewithoutnotice.No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
2009–2013 Analog Devices, Inc. All rights reserved.
FEATURES
4 ADCs in one package
JESD204 coded serial digital outputs
On-chip temperature sensor
95 dB channel-to-channel crosstalk
SNR: 65 dBFS with AIN = 85 MHz at 210 MSPS
SFDR: 77 dBc with AIN = 85 MHz at 210 MSPS
Excellent linearity
DNL: ±0.28 LSB (typical)
INL: ±0.7 LSB (typical)
780 MHz full power analog bandwidth
Power dissipation: 325 mW per channel at 210 MSPS
1.25 V p-p input voltage range, adjustable up to 1.5 V p-p
1.8 V supply operation
Clock duty cycle stabilizer
Serial port interface features
Power-down modes
Digital test pattern enable
Programmable header
Programmable pin functions (PGMx, PDWN)
APPLICATIONS
Communication receivers
Cable head end equipment/M-CMTS
Broadband radios
Wireless infrastructure transceivers
Radar/military-aerospace subsystems
Test equipment
FUNCTIONAL BLOCK DIAGRAM
AD9639
12
CHANNEL D
CHANNEL A
CHANNEL B
CHANNEL C
VIN + A
DOUT + A
DOUT – A
AVDD
PDWN
DRVDD
DRGND
12
VIN + B
VIN – B
DOUT + B
DOUT – B
12
VIN + C
DOUT + C
DOUT – C
12
VIN – A
VCM A
VCM B
VIN – C
VCM C
SCLK
SDI/
SDIO
SDO
CSB
VIN + D
VIN – D
VCM D
TEMPOUT
DOUT + D
DOUT – D
PGM3
PGM2
PGM1
PGM0
RESET
SHA
BUF
PIPELINE
ADC
PIPELINE
ADC
PIPELINE
ADC
PIPELINE
ADC
DAT
A
S
E
RI
AL
IZ
E
R,
E
NCO
DE
R,
AND
CM
L
DRI
V
E
RS
SERIAL
PORT
CLK+ CLK–
DATA RATE
MULTIPLIER
RBIAS
REFERENCE
07973-
001
Figure 1.
GENERAL DESCRIPTION
The AD9639 is a quad, 12-bit, 210 MSPS analog-to-digital con-
verter (ADC) with an on-chip temperature sensor and a high
speed serial interface. It is designed to support the digitizing
of high frequency, wide dynamic range signals with an input
bandwidth of up to 780 MHz. The output data is serialized
and presented in packet format, consisting of channel-specific
information, coded samples, and error code correction.
The ADC requires a single 1.8 V power supply. The input clock
can be driven differentially with a sine wave, LVPECL, CMOS,
or LVDS. A clock duty cycle stabilizer allows high performance
at full speed with a wide range of clock duty cycles. The on-chip
reference eliminates the need for external decoupling and can
be adjusted by means of SPI control.
Various power-down and standby modes are supported. The
ADC typically consumes 150 mW per channel with the digital
link still in operation when standby operation is enabled.
Fabricated on an advanced CMOS process, the AD9639 is avail-
able in a Pb-free/RoHS-compliant, 72-lead LFCSP package. It is
specified over the industrial temperature range of 40°C to +85°C.
PRODUCT HIGHLIGHTS
1. Four ADCs are contained in a small, space-saving package.
2. An on-chip PLL allows users to provide a single ADC
sampling clock; the PLL distributes and multiplies up to
produce the corresponding data rate clock.
3. The JESD204 coded data rate supports up to 4.2 Gbps
per channel.
4. The AD9639 operates from a single 1.8 V power supply.
5. Flexible synchronization schemes and programmable
mode pins are available.
6. An on-chip temperature sensor is included.