- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10527 > AD9600ABCPZ-125 (Analog Devices Inc)IC ADC 10BIT 125MSPS 64LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9600ABCPZ-125 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 39/72頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 10BIT 125MSPS 64LFCSP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 10 |
| 采樣率（每秒）： | 125M |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 功率耗散（最大）： | 800mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 64-LFCSP-VQ（9x9） |
| 包裝： | 托盤 |
| 輸入數(shù)目和類型： | 4 個單端，單極；2 個差分，單極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁當(dāng)前第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁
AD9600
Rev. B | Page 44 of 72
Addr
(Hex)
Register
Name
Bit 7
(MSB)
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
(LSB)
Default
Value
(Hex)
Default
Notes/
Comments
0x118
Signal Monitor
Result
Channel A
Register 2
(Global)
Open
Signal Monitor Value Channel A [19:16]
Read only.
0x119
Signal Monitor
Result
Channel B
Register 0
(Global)
Signal Monitor Result Channel B [7:0]
Read only.
0x11A
Signal Monitor
Result
Channel B
Register 1
(Global)
Signal Monitor Result Channel B [15:8]
Read only.
0x11B
Signal Monitor
Result
Channel B
Register 2
(Global)
Open
Signal Monitor Result Channel B [19:16]
Read only.
MEMORY MAP REGISTER DESCRIPTION
For information about functions controlled in Register 0x00 to
Register 0xFF, see Application Note AN-877, Interfacing to High
Speed ADCs via SPI.
Sync Control (Register 0x100)
Bit 7—Signal Monitor Sync Enable
Bit 7 enables the sync pulse from the external sync input to the
signal monitor block. The sync signal is passed when both Bit 7
and Bit 0 are high. This is continuous sync mode.
Bits [6:3]—Reserved
Bit 2—Clock Divider Next Sync Only
If the master sync enable bit (Address 0x100 [0]) is high and the
clock divider sync enable bit (Address 0x100 [1]) is high, the
clock divider next sync only bit (Address 0x100 [2]) allows the
clock divider to sync to the first sync pulse it receives and ignore
the rest. The clock divider sync enable bit (Address 0x100 [1])
resets after it syncs.
Bit 1—Clock Divider Sync Enable
Bit 1 gates the sync pulse to the clock divider. The sync signal is
passed when both Bit 1 and Bit 0 are high. This is continuous
sync mode.
Bit 0—Master Sync Enable
Bit 0 must be high to enable the sync functions.
Fast Detect Control (Register 0x104)
Bits [7:4]—Reserved
Bits [3:1]—Fast Detect Mode Select
These bits set the mode of the fast detect output pins according
to Table 14.
Bit 0—Fast Detect Enable
Bit 0 is used to enable the fast detect output pins. When the fast
detect output pins are disabled, the outputs go into a high
impedance state. In LVDS mode, when the fast detect output
pins are interleaved, the outputs go high-Z only if both channels
are turned off (power-down/standby/output disabled). If only one
channel is turned off (power-down/standby/output disabled), the
fast detect output pins repeat the data of the active channel.
Coarse Upper Threshold (Register 0x105)
Bits [7:3]—Reserved
Bits [2:0]—Coarse Upper Threshold
These bits set the level required to assert the coarse upper
threshold indication (see Table 18).
Fine Upper Threshold (Register 0x106 and Register 0x107)
Register 0x106, Bits [7:0]—Fine Upper Threshold [7:0]
Register 0x107, Bits [7:5]—Reserved
Register 0x107, Bits [4:0]—Fine Upper Threshold [12:8]
These registers provide the fine upper limit threshold. This 13-bit
value is compared with the 10-bit magnitude from the ADC
block. If the ADC magnitude exceeds this threshold value, the
F_UT indicator is set.
Fine Lower Threshold (Register 0x108 and Register 0x109)
Register 0x108, Bits [7:0]—Fine Lower Threshold [7:0]
Register 0x109, Bits [7:5]—Reserved
Register 0x109, Bits [4:0]—Fine Lower Threshold [12:8]
These registers provide a fine lower limit threshold. This 13-bit
value is compared with the 10-bit magnitude from the ADC
block. If the ADC magnitude is less than this threshold value,
the F_LT indicator is set.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ICL3237CAZ | IC 5DRVR/3RCVR RS232 3V 28-SSOP |
| AMIS42665TJAA1G | TRANSCEIVER CAN HS LP 8-SOIC |
| VE-J6W-MY-F2 | CONVERTER MOD DC/DC 5.5V 50W |
| ICL3243ECAZ | IC 3DRVR/5RCVR RS232 3V 28-SSOP |
| AD9054ABSTZ-135 | IC ADC 8BIT 135MSPS 44-LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9600ABCPZ-150 | 功能描述:IC ADC 10BIT 150MSPS 64LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| AD9600BCPZ-105 | 制造商:Analog Devices 功能描述:ADC Dual Pipelined 105Msps 10-bit Parallel/LVDS 64-Pin LFCSP EP |
| AD9600BCPZ-125 | 制造商:Analog Devices 功能描述:ADC Dual Pipelined 125Msps 10-bit Parallel/LVDS 64-Pin LFCSP EP |
| AD9600BCPZ-150 | 制造商:Analog Devices 功能描述: |
| AD9601 | 制造商:AD 制造商全稱:Analog Devices 功能描述:10-Bit, 200 MSPS/250 MSPS 1.8 V Analog-to-Digital Converter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。