- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄223307 > AD9575ARUZPEC (ANALOG DEVICES INC) Network Clock Generator, Two Outputs, TSSOP 4.4 MM, No of Pins: 16 PDF資料下載
參數(shù)資料
| 型號： | AD9575ARUZPEC |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 時(shí)鐘產(chǎn)生/分配 |
| 英文描述： | Network Clock Generator, Two Outputs, TSSOP 4.4 MM, No of Pins: 16 |
| 中文描述： | OTHER CLOCK GENERATOR, PDSO16 |
| 封裝： | 4.4 X 5 MM, ROHS COMPLIANT, MO-153AB, TSSOP-16 |
| 文件頁數(shù)： | 3/16頁 |
| 文件大?。?/td> | 359K |
| 代理商： | AD9575ARUZPEC |
AD9575
Rev. A | Page 11 of 16
TERMINOLOGY
Phase Jitter
An ideal sine wave can be thought of as having a continuous
and even progression of phase with time from 0° to 360° for
each cycle. Actual signals, however, display a certain amount of
variation from ideal phase progression over time. This phenom-
enon is called phase jitter. Although many causes can contribute
to phase jitter, one major cause is random noise, which is charac-
terized statistically as Gaussian (normal) in distribution.
This phase jitter leads to a spreading out of the energy of the
sine wave in the frequency domain, producing a continuous
power spectrum. This power spectrum is usually reported as
a series of values whose units are dBc/Hz at a given offset in
frequency from the sine wave (carrier). The value is a ratio
(expressed in decibels) of the power contained within a 1 Hz
bandwidth with respect to the power at the carrier frequency.
For each measurement, the offset from the carrier frequency
is also given.
Phase Noise
It is meaningful to integrate the total power contained within
some interval of offset frequencies (for example, 10 kHz to
10 MHz). This is called the integrated phase noise over that
frequency offset interval and can be readily related to the time
jitter due to the phase noise within that offset frequency interval.
Phase noise has a detrimental effect on error rate performance
by increasing eye closure at the transmitter output and reducing
the jitter tolerance/sensitivity of the receiver.
Time Jitter
Phase noise is a frequency domain phenomenon. In the time
domain, the same effect is exhibited as time jitter. When
observing a sine wave, the time of successive zero crossings is
seen to vary. In a square wave, the time jitter is seen as a
displacement of the edges from their ideal (regular) times of
occurrence. In both cases, the variations in timing from the
ideal are the time jitter. Because these variations are random in
nature, the time jitter is specified in units of seconds root mean
square (rms) or 1 sigma of the Gaussian distribution.
Additive Phase Noise
Additive phase noise is the amount of phase noise that is attrib-
utable to the device or subsystem being measured. The phase
noise of any external oscillators or clock sources is subtracted.
This makes it possible to predict the degree to which the device
affects the total system phase noise when used in conjunction
with the various oscillators and clock sources, each of which
contributes its own phase noise to the total. In many cases, the
phase noise of one element dominates the system phase noise.
Additive Time Jitter
Additive time jitter is the amount of time jitter that is attribut-
able to the device or subsystem being measured. The time jitter
of any external oscillators or clock sources is subtracted. This
makes it possible to predict the degree to which the device affects
the total system time jitter when used in conjunction with the
various oscillators and clock sources, each of which contributes
its own time jitter to the total. In many cases, the time jitter of
the external oscillators and clock sources dominates the system
time jitter.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADC-10-4-75R+ | 5 MHz - 1000 MHz RF/MICROWAVE DIRECTIONAL COUPLER, 1.8 dB INSERTION LOSS-MAX |
| ADC1113D125HN | Dual 11 bits ADC; 125 Msps; serial JESD204A |
| ADC1113D125W1 | |
| ADC1113S125HN | Single 11 bits ADC; 125Msps; serial JESD204A |
| ADC1213D065HN | Dual 12-bit ADC; 65 Msps |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9575-EVALZ-LVD | 制造商:AD 制造商全稱:Analog Devices 功能描述:Network Clock Generator, Two Outputs |
| AD9575-EVALZ-PEC | 制造商:AD 制造商全稱:Analog Devices 功能描述:Network Clock Generator, Two Outputs |
| AD9576/PCBZ | 功能描述:DUAL CHANNEL ASYNCHRONOUS EVALUA 制造商:analog devices inc. 系列:* 零件狀態(tài):有效 標(biāo)準(zhǔn)包裝:1 |
| AD9576BCPZ | 功能描述:DUAL CHANNEL ASYNCHRONOUS CLOCK 制造商:analog devices inc. 系列:* 零件狀態(tài):有效 標(biāo)準(zhǔn)包裝:1 |
| AD9576BCPZ-REEL7 | 功能描述:DUAL CHANNEL ASYNCHRONOUS CLOCK 制造商:analog devices inc. 系列:- 包裝:帶卷（TR） 零件狀態(tài):有效 類型:Clock Generator，F(xiàn)requency Synthesizer PLL:是 輸入:時(shí)鐘，晶體 輸出:CMOS，HCSL，HSTL，LVDS 電路數(shù):1 比率 - 輸入:輸出:3：11 差分 - 輸入:輸出:是/是 頻率 - 最大值:1.25GHz 分頻器/倍頻器:是/無 電壓 - 電源:2.38 V ~ 3.63 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-WFQFN 裸露焊盤 供應(yīng)商器件封裝:64-LFCSP（9x9） 標(biāo)準(zhǔn)包裝:750 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。