- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄223307 > AD9575ARUZPEC (ANALOG DEVICES INC) Network Clock Generator, Two Outputs, TSSOP 4.4 MM, No of Pins: 16 PDF資料下載
參數(shù)資料
| 型號： | AD9575ARUZPEC |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 時鐘產(chǎn)生/分配 |
| 英文描述： | Network Clock Generator, Two Outputs, TSSOP 4.4 MM, No of Pins: 16 |
| 中文描述： | OTHER CLOCK GENERATOR, PDSO16 |
| 封裝： | 4.4 X 5 MM, ROHS COMPLIANT, MO-153AB, TSSOP-16 |
| 文件頁數(shù)： | 1/16頁 |
| 文件大?。?/td> | 359K |
| 代理商： | AD9575ARUZPEC |
Network Clock Generator, Two Outputs
AD9575
Rev. A
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibilityis assumedbyAnalogDevicesforitsuse,norforanyinfringementsof patentsorother
rightsofthirdpartiesthatmayresultfromitsuse.Specificationssubjecttochangewithoutnotice.No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113
2010 Analog Devices, Inc. All rights reserved.
Rev. A
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibilityis assumedbyAnalogDevicesforitsuse,norforanyinfringementsof patentsorother
rightsofthirdpartiesthatmayresultfromitsuse.Specificationssubjecttochangewithoutnotice.No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113
2010 Analog Devices, Inc. All rights reserved.
FEATURES
Fully integrated VCO/PLL core
0.39 ps rms jitter from 12 kHz to 20 MHz at 156.25 MHz
0.15 ps rms jitter from 1.875 MHz to 20 MHz at 156.25 MHz
0.40 ps rms jitter from 12 kHz to 20 MHz at 106.25 MHz
0.15 ps rms jitter from 637 kHz to 10 MHz at 106.25 MHz
Input crystal frequency of 19.44 MHz, 25 MHz, or
25.78125 MHz
Pin selectable divide ratios for 33.33 MHz, 62.5 MHz,
100 MHz, 106.25 MHz, 125 MHz, 155.52 MHz, 156.25 MHz,
159.375 MHz, 161.13 MHz, and 312.5 MHz outputs
LVDS/LVPECL/LVCMOS output format
Integrated loop filter
Space saving 4.4 mm × 5.0 mm TSSOP
100 mA power supply current (LVDS output)
120 mA power supply current (LVPECL output)
3.3 V operation
APPLICATIONS
GbE/FC/SONET line cards, switches, and routers
CPU/PCI-E applications
Low jitter, low phase noise clock generation
GENERAL DESCRIPTION
The AD9575 provides a highly integrated, dual output clock
generator function including an on-chip PLL core that is
optimized for network clocking. The integer-N PLL design is
based on the Analog Devices, Inc., proven portfolio of high
performance, low jitter frequency synthesizers to maximize line
card performance. Other applications with demanding phase
noise and jitter requirements also benefit from this part.
The PLL section consists of a low noise phase frequency detector
(PFD), a precision charge pump (CP), a low phase noise voltage
controlled oscillator (VCO), and pin selectable feedback and
output dividers.
By connecting an external crystal, popular network output fre-
quencies can be locked to the input reference. The output divider
and feedback divider ratios are pin programmable for the required
output rates. No external loop filter components are required,
thus conserving valuable design time and board space.
The AD9575 is available in a 16-lead, 4.4 mm × 5.0 mm TSSOP
and can be operated from a single 3.3 V supply. The temperature
range is 40°C to +85°C.
FUNCTIONAL BLOCK DIAGRAM
VDD × 5
GND × 5
AD9575
XTAL
OSC
VCO
PF
D
/C
P
T
HI
RD-
O
R
DE
R
LP
F
DI
V
IDE
RS
100MHz
TO 312.5MHz
LVDS OR
LVPECL
LVCMOS
33.33MHz/
62.5MHz/SEL1
LDO
08
46
2-
0
01
SEL0
SEL
Figure 1.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADC-10-4-75R+ | 5 MHz - 1000 MHz RF/MICROWAVE DIRECTIONAL COUPLER, 1.8 dB INSERTION LOSS-MAX |
| ADC1113D125HN | Dual 11 bits ADC; 125 Msps; serial JESD204A |
| ADC1113D125W1 | |
| ADC1113S125HN | Single 11 bits ADC; 125Msps; serial JESD204A |
| ADC1213D065HN | Dual 12-bit ADC; 65 Msps |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9575-EVALZ-LVD | 制造商:AD 制造商全稱:Analog Devices 功能描述:Network Clock Generator, Two Outputs |
| AD9575-EVALZ-PEC | 制造商:AD 制造商全稱:Analog Devices 功能描述:Network Clock Generator, Two Outputs |
| AD9576/PCBZ | 功能描述:DUAL CHANNEL ASYNCHRONOUS EVALUA 制造商:analog devices inc. 系列:* 零件狀態(tài):有效 標準包裝:1 |
| AD9576BCPZ | 功能描述:DUAL CHANNEL ASYNCHRONOUS CLOCK 制造商:analog devices inc. 系列:* 零件狀態(tài):有效 標準包裝:1 |
| AD9576BCPZ-REEL7 | 功能描述:DUAL CHANNEL ASYNCHRONOUS CLOCK 制造商:analog devices inc. 系列:- 包裝:帶卷（TR） 零件狀態(tài):有效 類型:Clock Generator，F(xiàn)requency Synthesizer PLL:是 輸入:時鐘，晶體 輸出:CMOS，HCSL，HSTL，LVDS 電路數(shù):1 比率 - 輸入:輸出:3：11 差分 - 輸入:輸出:是/是 頻率 - 最大值:1.25GHz 分頻器/倍頻器:是/無 電壓 - 電源:2.38 V ~ 3.63 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:64-WFQFN 裸露焊盤 供應商器件封裝:64-LFCSP（9x9） 標準包裝:750 |
發(fā)布緊急采購，3分鐘左右您將得到回復。