參數(shù)資料
型號(hào)： AD9520-5/PCBZ
廠商： Analog Devices Inc
文件頁數(shù)： 10/76頁
文件大?。?/td> 0K
描述： BOARD EVAL FOR AD9520-5
設(shè)計(jì)資源： Synchronizing Multiple AD9910 1 GSPS Direct Digital Synthesizers (CN0121)
Phase Coherent FSK Modulator (CN0186)
AD9520 Eval Brd Schematic
AD9520 BOM
標(biāo)準(zhǔn)包裝： 1
主要目的： 計(jì)時(shí)，時(shí)鐘發(fā)生器
已用 IC / 零件： AD9520-5
已供物品： 板
AD9520-5
Data Sheet
Rev. A | Page 18 of 76
Pin No.
Input/
Output
Pin Type
Mnemonic
Description
15
I
3.3 V CMOS
CS
Serial Control Port Chip Select; Active Low. This pin has an internal 30 kΩ pull-up
resistor.
16
I
3.3 V CMOS
SCLK/SCL
Serial Control Port Clock Signal. This pin has an internal 30 kΩ pull-down resistor
in SPI mode but is high impedance in IC mode.
17
I/O
3.3 V CMOS
SDIO/SDA
Serial Control Port Bidirectional Serial Data In/Out.
18
O
3.3 V CMOS
SDO
Serial Control Port Unidirectional Serial Data Out.
19, 59
I
GND
Ground Pins.
20
I
Three-level
logic
SP1
Select SPI or IC as the serial interface port and select the IC slave address in IC
mode. Three-level logic. This pin is internally biased for the open logic level.
21
I
Three-level
logic
SP0
Select SPI or IC as the serial interface port and select the IC slave address in IC
mode. Three-level logic. This pin is internally biased for the open logic level.
22
I
3.3 V CMOS
EEPROM
Setting this pin high selects the register values stored in the internal EEPROM to be
loaded at reset and/or power-up. Setting this pin low causes the AD9520 to load
the hard-coded default register values at power-up/reset (unless Register 0xB02[1]
is used. See the Soft Reset via the Serial Port section). This pin has an internal 30 kΩ
pull-down resistor. Note that, to guarantee proper loading of the EEPROM during
startup, a high-low-high pulse on the RESET pin should occur after the power supply
has stabilized.
23
I
3.3 V CMOS
RESET
Chip Reset, Active Low. This pin has an internal 30 kΩ pull-up resistor.
24
I
3.3 V CMOS
PD
Chip Power-Down, Active Low. This pin has an internal 30 kΩ pull-up resistor.
25
O
LVPECL or
CMOS
OUT9 (OUT9A)
Clock Output. This pin can be configured as one side of a differential LVPECL
output or as a single-ended CMOS output.
26
O
LVPECL or
CMOS
OUT9 (OUT9B)
Clock Output. This pin can be configured as one side of a differential LVPECL
output or as a single-ended CMOS output.
27, 35,
46, 54
I
Power
VS_DRV
Output Driver Power Supply Pins. As a group, these pins can be set to either 2.5 V
or 3.3 V. All four pins must be set to the same voltage.
28
O
LVPECL or
CMOS
OUT10 (OUT10A)
Clock Output. This pin can be configured as one side of a differential LVPECL
output or as a single-ended CMOS output.
29
O
LVPECL or
CMOS
OUT10 (OUT10B)
Clock Output. This pin can be configured as one side of a differential LVPECL
output or as a single-ended CMOS output.
30
O
LVPECL or
CMOS
OUT11 (OUT11A)
Clock Output. This pin can be configured as one side of a differential LVPECL
output or as a single-ended CMOS output.
31
O
LVPECL or
CMOS
OUT11 (OUT11B)
Clock Output. This pin can be configured as one side of a differential LVPECL
output or as a single-ended CMOS output.
33
O
LVPECL or
CMOS
OUT6 (OUT6A)
Clock Output. This pin can be configured as one side of a differential LVPECL
output or as a single-ended CMOS output.
34
O
LVPECL or
CMOS
OUT6 (OUT6B)
Clock Output. This pin can be configured as one side of a differential LVPECL
output or as a single-ended CMOS output.
36
O
LVPECL or
CMOS
OUT7 (OUT7A)
Clock Output. This pin can be configured as one side of a differential LVPECL
output or as a single-ended CMOS output.
37
O
LVPECL or
CMOS
OUT7 (OUT7B)
Clock Output. This pin can be configured as one side of a differential LVPECL
output or as a single-ended CMOS output.
38
O
LVPECL or
CMOS
OUT8 (OUT8A)
Clock Output. This pin can be configured as one side of a differential LVPECL
output or as a single-ended CMOS output.
39
O
LVPECL or
CMOS
OUT8 (OUT8B)
Clock Output. This pin can be configured as one side of a differential LVPECL
output or as a single-ended CMOS output.
42
O
LVPECL or
CMOS
OUT5 (OUT5B)
Clock Output. This pin can be configured as one side of a differential LVPECL
output or as a single-ended CMOS output.
43
O
LVPECL or
CMOS
OUT5 (OUT5A)
Clock Output. This pin can be configured as one side of a differential LVPECL
output or as a single-ended CMOS output.
44
O
LVPECL or
CMOS
OUT4 (OUT4B)
Clock Output. This pin can be configured as one side of a differential LVPECL
output or as a single-ended CMOS output.
45
O
LVPECL or
CMOS
OUT4 (OUT4A)
Clock Output. This pin can be configured as one side of a differential LVPECL
output or as a single-ended CMOS output.
相關(guān)PDF資料
PDF描述
ACM06DRYN CONN EDGECARD 12POS DIP .156 SLD
SPD42R-823M INDUCTOR PWR SHIELDED 82UH SMD
EBA30DTKS CONN EDGECARD 60POS DIP .125 SLD
CDK2000-LCO KIT EVAL PROTOTYPING CS2300-CP
ECE-T2GP821FA CAP ALUM 820UF 400V 20% SNAP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9521JH 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Log/Antilog Amplifier
AD9521KH 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Log/Antilog Amplifier
AD9521SE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Log/Antilog Amplifier
AD9521SH 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Log/Antilog Amplifier
AD9521TE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Log/Antilog Amplifier
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*