參數(shù)資料
型號(hào): AD9520-0/PCBZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 13/80頁(yè)
文件大小: 0K
描述: BOARD EVAL AD9520-0
設(shè)計(jì)資源: Synchronizing Multiple AD9910 1 GSPS Direct Digital Synthesizers (CN0121)
Phase Coherent FSK Modulator (CN0186)
AD9520 Eval Brd Schematic
AD9520 BOM
標(biāo)準(zhǔn)包裝: 1
主要目的: 計(jì)時(shí),時(shí)鐘發(fā)生器
已用 IC / 零件: AD9520-0
已供物品:
AD9520-0
Data Sheet
Rev. A | Page 20 of 80
Pin No.
Input/
Output
Pin Type
Mnemonic
Description
47
O
LVPECL or
CMOS
OUT3 (OUT3B)
Clock Output. This pin can be configured as one side of a differential LVPECL output
or as a single-ended CMOS output.
48
O
LVPECL or
CMOS
OUT3 (OUT3A)
Clock Output. This pin can be configured as one side of a differential LVPECL output
or as a single-ended CMOS output.
50
O
LVPECL or
CMOS
OUT2 (OUT2B)
Clock Output. This pin can be configured as one side of a differential LVPECL output
or as a single-ended CMOS output.
51
O
LVPECL or
CMOS
OUT2 (OUT2A)
Clock Output. This pin can be configured as one side of a differential LVPECL output
or as a single-ended CMOS output.
52
O
LVPECL or
CMOS
OUT1 (OUT1B)
Clock Output. This pin can be configured as one side of a differential LVPECL output
or as a single-ended CMOS output.
53
O
LVPECL or
CMOS
OUT1 (OUT1A)
Clock Output. This pin can be configured as one side of a differential LVPECL output
or as a single-ended CMOS output.
55
O
LVPECL or
CMOS
OUT0 (OUT0B)
Clock Output. This pin can be configured as one side of a differential LVPECL output
or as a single-ended CMOS output.
56
O
LVPECL or
CMOS
OUT0 (OUT0A)
Clock Output. This pin can be configured as one side of a differential LVPECL output
or as a single-ended CMOS output.
58
O
Current set
resistor
RSET
Clock Distribution Current Set Resistor. Connect a 4.12 k resistor from this pin to GND.
62
O
Current set
resistor
CPRSET
Charge Pump Current Set Resistor. Connect a 5.1 k resistor from this pin to GND.
This resistor can be omitted if the PLL is not used.
63
I
Reference
input
REFIN (REF2)
Along with REFIN, this is the differential input for the PLL reference.
Alternatively, this pin is a single-ended input for REF2.
64
I
Reference
input
REFIN (REF1)
Along with REFIN, this is the differential input for the PLL reference.
Alternatively, this pin is a single-ended input for REF1.
EPAD
GND
The exposed die pad must be connected to GND.
相關(guān)PDF資料
PDF描述
SRR4018-270Y INDUCTOR POWER 27UH 0.77A 4018
MLF2012E8R2K INDUCTOR MULTILAYER 8.2UH 0805
V110B48E150BL CONVERTER MOD DC/DC 48V 150W
AD9515/PCBZ BOARD EVAL CLOCK 2CH AD9515
ECC30DCAN CONN EDGECARD 60POS R/A .100 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9520-1 制造商:AD 制造商全稱:Analog Devices 功能描述:12 LVPECL/24 CMOS Output Clock Generator with Integrated 2.5 GHz VCO
AD9520-1/PCBZ 功能描述:BOARD EVAL FOR AD9520-1 RoHS:是 類(lèi)別:編程器,開(kāi)發(fā)系統(tǒng) >> 評(píng)估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:PSoC® 主要目的:電源管理,熱管理 嵌入式:- 已用 IC / 零件:- 主要屬性:- 次要屬性:- 已供物品:板,CD,電源
AD9520-1BCPZ 功能描述:IC CLOCK GEN 2.5GHZ VCO 64LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類(lèi)型:PLL 時(shí)鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS,LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無(wú) 頻率 - 最大:240MHz 除法器/乘法器:是/無(wú) 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP(7x7) 包裝:帶卷 (TR)
AD9520-1BCPZ-REEL7 功能描述:IC CLOCK GEN 2.5GHZ VCO 64LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器,PLL,頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類(lèi)型:PLL 時(shí)鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS,LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無(wú) 頻率 - 最大:240MHz 除法器/乘法器:是/無(wú) 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP(7x7) 包裝:帶卷 (TR)
AD9520-2 制造商:AD 制造商全稱:Analog Devices 功能描述:12 LVPECL/24 CMOS Output Clock Generator with Integrated 2.2 GHz VCO