參數(shù)資料
型號： AD9516-1/PCBZ
廠商： Analog Devices Inc
文件頁數(shù)： 37/80頁
文件大?。?/td> 0K
描述： BOARD EVALUATION FOR AD9516-1
產(chǎn)品培訓模塊： Active Filter Design Tools
設計資源： AD9516 Eval Brd Schematic
AD9516 Gerber Files
AD9516-1 BOM
標準包裝： 1
主要目的： 計時，時鐘發(fā)生器
嵌入式： 否
已用 IC / 零件： AD9516-1
主要屬性： 2 輸入，14 輸出，2.5GHz VCO
次要屬性： CMOS、LVDS、LVPECL 輸出邏輯，ADIsimCLK&trade 圖形用戶界面
已供物品： 板，線纜，電源
產(chǎn)品目錄頁面： 776 (CN2011-ZH PDF)
相關(guān)產(chǎn)品： AD9516-1BCPZ-REEL7-ND - IC CLOCK GEN 2.5GHZ VCO 64-LFCSP
AD9516-1BCPZ-ND - IC CLOCK GEN 2.5GHZ VCO 64-LFCSP
AD9516-1
Data Sheet
Rev. C | Page 42 of 80
Duty Cycle and Duty-Cycle Correction (0, 1, and 2)
The duty cycle of the clock signal at the output of a channel is
a result of some or all of the following conditions:
What are the M and N values for the channel?
Is the DCC enabled?
Is the VCO divider used?
What is the CLK input duty cycle? (The internal VCO has
a 50% duty cycle.)
The DCC function is enabled by default for each channel divider.
However, the DCC function can be disabled individually for
each channel divider by setting the DCCOFF bit for that channel.
Certain M and N values for a channel divider result in a non-50%
duty cycle. A non-50% duty cycle can also result with an even
division, if M ≠ N. The duty-cycle correction function
automatically corrects non-50% duty cycles at the channel
divider output to 50% duty cycle. Duty-cycle correction
requires the following channel divider conditions:
An even division must be set as M = N
An odd division must be set as M = N + 1
When not bypassed or corrected by the DCC function, the duty
cycle of each channel divider output is the numerical value of
(N + 1)/(N + M + 2), expressed as a percentage (%).
The duty cycle at the output of the channel divider for various
configurations is shown in Table 35 to Table 37.
Table 35. Duty Cycle with VCO Divider, Input Duty Cycle Is 50%
VCO
Divider
DX
Output Duty Cycle
N + M + 2
DCCOFF = 1
DCCOFF = 0
Even
1 (divider
bypassed)
50%
Odd = 3
1 (divider
bypassed)
33.3%
50%
Odd = 5
1 (divider
bypassed)
40%
50%
Even, Odd
Even
(N + 1)/
(N + M + 2)
50%; requires M = N
Even, Odd
Odd
(N + 1)/
(N + M + 2)
50%; requires M = N + 1
Table 36. Duty Cycle with VCO Divider, Input Duty Cycle Is X%
VCO
Divider
DX
Output Duty Cycle
N + M + 2
DCCOFF = 1
DCCOFF = 0
Even
1 (divider
bypassed)
50%
Odd = 3
1 (divider
bypassed)
33.3%
(1 + X%)/3
Odd = 5
1 (divider
bypassed)
40%
(2 + X%)/5
Even
(N + 1)/
(N + M + 2)
50%,
requires M = N
Odd
(N + 1)/
(N + M + 2)
50%,
requires M = N + 1
Odd = 3
Even
(N + 1)/
(N + M + 2)
50%,
requires M = N
Odd = 3
Odd
(N + 1)/
(N + M + 2)
(3N + 4 + X%)/(6N + 9),
requires M = N + 1
Odd = 5
Even
(N + 1)/
(N + M + 2)
50%,
requires M = N
Odd = 5
Odd
(N + 1)/
(N + M + 2)
(5N + 7 + X%)/(10N + 15),
requires M = N + 1
Table 37. Channel Divider Output Duty Cycle When the
VCO Divider Is Not Used
Input
Clock
Duty
Cycle
DX
Output Duty Cycle
N + M + 2
DCCOFF = 1
DCCOFF = 0
Any
1
1 (divider
bypassed)
Same as input
duty cycle
Any
Even
(N + 1)/
(M + N + 2)
50%, requires M = N
50%
Odd
(N + 1)/
(M + N + 2)
50%, requires
M = N + 1
X%
Odd
(N + 1)/
(M + N + 2)
(N + 1 + X%)/(2 × N + 3),
requires M = N + 1
The internal VCO has a duty cycle of 50%. Therefore, when the
VCO is connected directly to the output, the duty cycle is 50%.
If the CLK input is routed directly to the output, the duty cycle of
the output is the same as the CLK input.
相關(guān)PDF資料
PDF描述
MAX876AESA+T IC VREF SERIES PREC 10V 8-SOIC
35PX22MEFC5X11 CAP ALUM 22UF 35V 20% RADIAL
GCC07DRYS-S734 CONN EDGECARD 14POS DIP .100 SLD
MAX6177BASA+ IC VREF SERIES PREC 3.3V 8-SOIC
AD9516-4/PCBZ BOARD EVAL FOR AD9516-4 1.8GHZ
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9516-1XCPZ 制造商:Analog Devices 功能描述:14-CHANNEL CLOCK GENERATOR WITH INTEGRATED 2.8 GHZ VCO - Bulk
AD9516-2 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Output Clock Generator with Integrated 2.2 GHz VCO
AD9516-2/PCBZ 功能描述:BOARD EVAL FOR AD9516-2 2.2GHZ RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標準包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081
AD9516-2BCPZ 功能描述:IC CLOCK PLL/VCO 2.2GHZ 64LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:2,000 系列:- 類型:PLL 時鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS，LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無 頻率 - 最大:240MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應商設備封裝:32-TQFP（7x7） 包裝:帶卷 (TR)
AD9516-2BCPZ-REEL7 功能描述:IC CLOCK PLL/VCO 2.2GHZ 64LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標準包裝:2,000 系列:- 類型:PLL 時鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS，LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無 頻率 - 最大:240MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應商設備封裝:32-TQFP（7x7） 包裝:帶卷 (TR)
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*