- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1987 > AD9515BCPZ-REEL7 (Analog Devices Inc)IC CLOCK DIST 2OUT PLL 32LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD9515BCPZ-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 11/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CLOCK DIST 2OUT PLL 32LFCSP |
| 設(shè)計資源： | Low Jitter Sampling Clock Generator for High Performance ADCs Using AD9958/9858 and AD9515 (CN0109) |
| 標(biāo)準(zhǔn)包裝： | 1,500 |
| 類型： | 扇出緩沖器（分配），除法器 |
| PLL： | 無 |
| 輸入： | 時鐘 |
| 輸出： | CMOS，LVDS，LVPECL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 1:2 |
| 差分 - 輸入:輸出： | 是/是 |
| 頻率 - 最大： | 1.6GHz |
| 除法器/乘法器： | 是/無 |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 32-LFCSP-VQ（5x5） |
| 包裝： | 帶卷 (TR) |
| 配用： | AD9515/PCBZ-ND - BOARD EVAL CLOCK 2CH AD9515 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁當(dāng)前第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
Data Sheet
AD9515
Rev. A | Page 19 of 28
Synchronization is initiated by pulling the SYNCB pin low for a
minimum of 5 ns. The input clock does not have to be present
at the time the command is issued. The synchronization occurs
after four input clock cycles.
The synchronization applies to clock outputs:
that are not turned OFF
where the divider is not divide = 1 (divider bypassed)
An output with its divider set to divide = 1 (divider bypassed)
is always synchronized with the input clock, with a propagation
delay.
The SYNCB pin must be pulled up for normal operation. Do
not let the SYNCB pin float.
RSET RESISTOR
The internal bias currents of the AD9515 are set by the
RSET resistor. This resistor should be as close as possible to
the value given as a condition in the Specifications section
(RSET = 4.12 kΩ). This is a standard 1% resistor value and should
be readily obtainable. The bias currents set by this resistor
determine the logic levels and operating conditions of the
internal blocks of the AD9515. The performance figures given
in the Specifications section assume that this resistor value is
used for RSET.
VREF
The VREF pin provides a voltage level of VS. This voltage is
one of the four logic levels used by the setup pins (S0 to S10).
These pins set the operation of the AD9515. The VREF pin
provides sufficient drive capability to drive as many of the setup
pins as necessary, up to all on a single part. The VREF pin
should be used for no other purpose.
SETUP CONFIGURATION
The specific operation of the AD9515 is set by the logic levels
applied to the setup pins (S10 to S0). These pins use four-state
logic. The logic levels used are VS and GND, plus VS and
VS. The VS level is provided by the internal self-biasing on
each of the setup pins (S10 to S0). This is the level seen by a
setup pin that is left not connected (NC). The VS level is
provided by the VREF pin. All setup pins requiring the VS
level must be tied to the VREF pin.
SETUP PIN
S0 TO S10
60k
30k
VS
05597-
023
Figure 28. Setup Pin (S0 to S10) Equivalent Circuit
The AD9515 operation is determined by the combination of
logic levels present at the setup pins. The setup configurations
for the AD9515 are shown in Table 10 to Table 15. The four
logic levels are referred to as 0, , , and 1. These numbers
represent the fraction of the VS voltage that defines the logic
levels. See the setup pin thresholds in Table 6.
The meaning of some of the setup pins depends on the logic
level set on other pins. For example, the effect of the S9/S10 pair
of pins depends on the state of S8. S8 selects whether the phase
value selected by S9/S10 affects either OUT0 or OUT1. In
addition, if OUT1 is selected to have its phase controlled, the
effect further depends on the state of S0. If S = 0, the delay block
for OUT1 is bypassed, and the logic levels on S9/S10 set the
phase value of the OUT1 divider. However, if S0 ≠ 0, then the
full-scale delay for OUT1 is set by the logic level on S0, and
S9/S10 set the delay block fine delay (fraction of full scale).
Additionally, if a nonzero phase value is selected by S2/S3/S4
(for OUT0) or S5/S6/S7 (for OUT1), this phase overrides the
phase value selected by S9/S10. This allows a phase delay to be
selected on OUT0 while also selecting a time delay on OUT1.
S1 selects the logic level of each output. OUT0 is LVPECL. The
LVPECL output differential voltage (VOD) can be selected from
two levels: 400 mV or 780 mV. OUT1 can be set to either LVDS
or CMOS levels.
OUT0 can be turned off (powered down) by setting S2/S3/S4 to
0/1/0. OUT1 can be turned off by setting S5/S6/S7 to 0/1/0.
Do not set S2/S3/S4/S5/S6/S7 to 1/1/1/1/1/1.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9516-0BCPZ | IC CLOCK GEN 2.8GHZ VCO 64-LFCSP |
| AD9516-1BCPZ-REEL7 | IC CLOCK GEN 2.5GHZ VCO 64-LFCSP |
| AD9516-2BCPZ | IC CLOCK PLL/VCO 2.2GHZ 64LFCSP |
| AD9516-3BCPZ-REEL7 | IC CLOCK PLL/VCO 2GHZ 64LFCSP |
| AD9516-4BCPZ-REEL7 | IC CLOCK GEN 1.8GHZ VCO 64-LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD95160 | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Channel Clock Generator with Integrated 2.8 GHz VCO |
| AD9516-0 | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Output Clock Generator with Integrated 2.8 GHz VCO |
| AD9516-0/PCBZ | 功能描述:IC CLOCK GEN 2.8GHZ VCO 64-LFCSP RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081 |
| AD9516-0_07 | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Output Clock Generator with Integrated 2.8 GHz VCO |
| AD9516-0BCPZ | 功能描述:IC CLOCK GEN 2.8GHZ VCO 64-LFCSP RoHS:是 類別:集成電路 (IC) >> 時鐘/計時 - 時鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:2,000 系列:- 類型:PLL 時鐘發(fā)生器 PLL:帶旁路 輸入:LVCMOS，LVPECL 輸出:LVCMOS 電路數(shù):1 比率 - 輸入:輸出:2:11 差分 - 輸入:輸出:是/無 頻率 - 最大:240MHz 除法器/乘法器:是/無 電源電壓:3.135 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:32-LQFP 供應(yīng)商設(shè)備封裝:32-TQFP（7x7） 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。