參數(shù)資料
型號: AD9398KSTZ-150
廠商: Analog Devices Inc
文件頁數(shù): 7/44頁
文件大?。?/td> 0K
描述: IC INTERFACE 150MHZ HDMI 100LQFP
標(biāo)準(zhǔn)包裝: 1
應(yīng)用: 視頻
接口: HDMI
電源電壓: 3.15 V ~ 3.47 V
封裝/外殼: 100-LQFP
供應(yīng)商設(shè)備封裝: 100-LQFP(14x14)
包裝: 管件
安裝類型: 表面貼裝
配用: AD9398/PCBZ-ND - BOARD EVALUATION FOR AD9398
AD9398
Rev. 0 | Page 15 of 44
Hex Address
Read/Write
or Read
Only
Bits
Default
Value
Register Name
Description
[5]
**1*****
DE Output Polarity
Output DE polarity.
0 = active low out.
1 = active high out.
[4]
***1****
Field Output Polarity
Output field polarity.
0 = active low out.
1 = active high out.
[0]
*******0
Output CLK Invert
0 = don’t invert clock out.
1 = invert clock out.
0x25
Read/Write
[7:6]
01******
Output CLK Select
Select which clock to use on output pin. 1× CLK is
divided down from TMDS clock input when pixel
repetition is in use.
00 = × CLK.
01 = 1× CLK.
10 = 2× CLK.
11 = 90° phase 1× CLK.
[5:4]
**11****
Output Drive Strength
Set the drive strength of the outputs.
00 = lowest, 11 = highest.
[3:2]
****00**
Output Mode
Selects the data output mapping.
00 = 4:4:4 mode (normal).
01 = 4:2:2 + DDR 4:2:2 on blue.
10 = DDR 4:4:4 + DDR 4:2:2 on blue.
11 = 12-bit 4:2:2 (HDMI option only)
[1]
******1*
Primary Output Enable
Enables primary output.
[0]
*******0
Secondary Output
Enable
Enables secondary output (DDR 4:2:2 in Output Mode 1
and Mode 2).
0x26
Read/Write
[7]
0*******
Output Three-State
Three-state the outputs.
[5]
**0*****
SPDIF Three-State
Three-state the SPDIF output.
[4]
***0****
I2S Three-State
Three-state the I2S output and the MCLK out.
[3]
****1***
Power-Down Pin
Polarity
Sets polarity of power-down pin.
0 = active low.
1 = active high.
[2:1]
*****00*
Power-Down Pin
Function
Selects the function of the power-down pin.
00 = power-down.
01 = power-down and three-state SOG.
10 = three-state outputs only.
11 = three-state outputs and SOG.
[0]
*******0
Power-Down
0 = normal.
1 = power-down.
0x27
Read/Write
[7]
1*******
Auto Power-Down
Enable
0 = disable auto low power state.
1 = enable auto low power state.
[6]
*0******
HDCP A0
Sets the LSB of the address of the HDCP I2C. Set to 1 only
for a second receiver in a dual-link configuration.
0 = use internally generated MCLK.
1 = use external MCLK input.
[5]
**0*****
MCLK External Enable
If an external MCLK is used, it must be locked to the
video clock according to the CTS and N available in the
I2C. Any mismatch between the internal MCLK and the
input MCLK results in dropped or repeated audio
samples.
相關(guān)PDF資料
PDF描述
AD9708ARU IC DAC 8BIT 100MSPS 28-TSSOP
AD974BN IC DAS 16BIT 4CH 200KSPS 28-DIP
AD9755ASTZRL IC DAC 14BIT 300MSPS 48-LQFP
AD9762ARU IC DAC 12BIT 125MSPS 28-TSSOP
AD9764AR IC DAC 14BIT 125MSPS 28-SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9410 制造商:AD 制造商全稱:Analog Devices 功能描述:10-Bit, 210 MSPS A/D Converter
AD9410/PCB 制造商:Analog Devices 功能描述:EVAL BOARD FOR AD9410 - Bulk
AD9410BSQ 制造商:Analog Devices 功能描述:ADC Single Pipelined 210Msps 10-bit Parallel 80-Pin LQFP EP 制造商:Analog Devices 功能描述:ADC SGL FLASH 210MSPS 10-BIT PARALLEL 80LQFP EP - Trays 制造商:Analog Devices 功能描述:IC 10-BIT ADC
AD9410BSQZ 制造商:Analog Devices 功能描述:ADC Single Pipelined 210Msps 10-bit Parallel 80-Pin LQFP EP 制造商:Analog Devices 功能描述:ADC SGL FLASH 210MSPS 10-BIT PARALLEL 80LQFP EP - Trays
AD9410BSVZ 功能描述:IC ADC 10BIT 210MSPS 80-TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:250 系列:- 位數(shù):12 采樣率(每秒):1.8M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應(yīng)商設(shè)備封裝:48-LQFP(7x7) 包裝:管件 輸入數(shù)目和類型:2 個單端,單極