- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1893 > AD9398KSTZ-150 (Analog Devices Inc)IC INTERFACE 150MHZ HDMI 100LQFP PDF資料下載
參數(shù)資料
| 型號： | AD9398KSTZ-150 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 2/44頁 |
| 文件大小： | 0K |
| 描述： | IC INTERFACE 150MHZ HDMI 100LQFP |
| 標(biāo)準包裝： | 1 |
| 應(yīng)用： | 視頻 |
| 接口： | HDMI |
| 電源電壓： | 3.15 V ~ 3.47 V |
| 封裝/外殼： | 100-LQFP |
| 供應(yīng)商設(shè)備封裝： | 100-LQFP（14x14） |
| 包裝： | 管件 |
| 安裝類型： | 表面貼裝 |
| 配用： | AD9398/PCBZ-ND - BOARD EVALUATION FOR AD9398 |
第1頁當(dāng)前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
AD9398
Rev. 0 | Page 10 of 44
TIMING
The output data clock signal is created so that its rising edge
always occurs between data transitions and can be used to latch
the output data externally.
Figure 3 shows the timing operation of the AD9398.
tPER
tDCYCLE
tSKEW
DATACK
05678-003
DATA
HSOUT
Figure 3. Output Timing
VSYNC FILTER AND ODD/EVEN FIELDS
The VSYNC filter is used to eliminate spurious VSYNCs, maintain
a consistent timing relationship between the VSYNC and
HSYNC output signals, and generate the odd/even field output.
The filter works by examining the placement of VSYNC
with respect to HSYNC and, if necessary, slightly shifting
it in time at the VSOUT output. The goal is to keep the
VSYNC and HSYNC leading edges from switching at the
same time, eliminating confusion as to when the first line
of a frame occurs. Enabling the VSYNC filter is done with
Register 0x21[5]. Use of the VSYNC filter is recommended for
all cases, including interlaced video, and is required when using
illustrate even/odd field determination in two situations.
FIELD 1
FIELD 0
SYNC SEPARATOR THRESHOLD
FIELD 1
FIELD 0
23
2
1
4
31
HSIN
VSIN
4
VSOUT
O/E FIELD
EVEN FIELD
QUADRANT
05678-004
Figure 4. VSYNC Filter—Even
FIELD 1
FIELD 0
SYNC SEPARATOR THRESHOLD
FIELD 1
FIELD 0
23
2
1
44
31
HSIN
VSIN
VSOUT
O/E FIELD
ODD FIELD
QUADRANT
05678-005
Figure 5. VSYNC Filter—Odd
HDMI RECEIVER
The HDMI receiver section of the AD9398 allows the reception
of a digital video stream, which is backward compatible with
DVI and able to accommodate not only video of various for-
mats (RGB, YCrCb 4:4:4, 4:2:2), but also up to eight channels of
audio. Infoframes are transmitted carrying information about
the video format, audio clocks, and many other items necessary
for a monitor to use fully the information stream available.
The earlier digital visual interface (DVI) format was restricted
to an RGB 24-bit color space only. Embedded in this data
stream were HSYNCs, VSYNCs, and display enable (DE)
signals, but no audio information. The HDMI specification
allows transmission of all the DVI capabilities, but adds several
YCrCb formats that make the inclusion of a programmable
color space converter (CSC) a very desirable feature. With this,
the scaler following the AD9398 can specify that it always
wishes to receive a particular format—for instance, 4:2:2 YCrCb—
regardless of the transmitted mode. If RGB is sent, the CSC can
easily convert that to 4:2:2 YCrCb while relieving the scaler of
this task.
In addition, the HDMI specification supports the transmission
of up to eight channels of S/PDIF or I2S audio. The audio
information is packetized and transmitted during the video
blanking periods along with specific information about the
clock frequency. Part of this audio information (audio
infoframe) tells the user how many channels of audio are being
transmitted, where they should be placed, information
regarding the source (make, model), and other data.
DE GENERATOR
The AD9398 has an on-board generator for DE, for start of
active video (SAV), and for end of active video (EAV), all of
which are necessary for describing the complete data stream for
a BT656-compatible output. In addition to this particular
output, it is possible to generate the DE for cases in which a
scaler is not used. This signal alerts the following circuitry as to
which are displayable video pixels.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9708ARU | IC DAC 8BIT 100MSPS 28-TSSOP |
| AD974BN | IC DAS 16BIT 4CH 200KSPS 28-DIP |
| AD9755ASTZRL | IC DAC 14BIT 300MSPS 48-LQFP |
| AD9762ARU | IC DAC 12BIT 125MSPS 28-TSSOP |
| AD9764AR | IC DAC 14BIT 125MSPS 28-SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9410 | 制造商:AD 制造商全稱:Analog Devices 功能描述:10-Bit, 210 MSPS A/D Converter |
| AD9410/PCB | 制造商:Analog Devices 功能描述:EVAL BOARD FOR AD9410 - Bulk |
| AD9410BSQ | 制造商:Analog Devices 功能描述:ADC Single Pipelined 210Msps 10-bit Parallel 80-Pin LQFP EP 制造商:Analog Devices 功能描述:ADC SGL FLASH 210MSPS 10-BIT PARALLEL 80LQFP EP - Trays 制造商:Analog Devices 功能描述:IC 10-BIT ADC |
| AD9410BSQZ | 制造商:Analog Devices 功能描述:ADC Single Pipelined 210Msps 10-bit Parallel 80-Pin LQFP EP 制造商:Analog Devices 功能描述:ADC SGL FLASH 210MSPS 10-BIT PARALLEL 80LQFP EP - Trays |
| AD9410BSVZ | 功能描述:IC ADC 10BIT 210MSPS 80-TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準包裝:250 系列:- 位數(shù):12 采樣率（每秒）:1.8M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:1.82W 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-LQFP 供應(yīng)商設(shè)備封裝:48-LQFP（7x7） 包裝:管件 輸入數(shù)目和類型:2 個單端，單極 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。