- 您現(xiàn)在的位置：買賣IC網 > PDF目錄17026 > AD9287-100EBZ (Analog Devices Inc)BOARD EVALUATION AD9287 PDF資料下載
參數(shù)資料
| 型號： | AD9287-100EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 14/52頁 |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVALUATION AD9287 |
| 設計資源： | AD9219/28/59/87 Gerber Files |
| 標準包裝： | 1 |
| ADC 的數(shù)量： | 4 |
| 位數(shù)： | 8 |
| 采樣率（每秒）： | 100M |
| 數(shù)據接口： | 串行 |
| 輸入范圍： | 2 Vpp |
| 在以下條件下的電源（標準）： | 530mW @ 100MSPS |
| 工作溫度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD9287 |
| 已供物品： | 板，電源 |
| 產品目錄頁面： | 780 (CN2011-ZH PDF) |
| 相關產品： | AD9287BCPZRL7-100DKR-ND - IC ADC 8BIT QUAD 100MSPS 48LFCSP AD9287BCPZRL7-100CT-ND - IC ADC 8BIT QUAD 100MSPS 48LFCSP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
Data Sheet
AD9287
Rev. E | Page 21 of 52
CLOCK INPUT CONSIDERATIONS
For optimum performance, the AD9287 sample clock inputs
(CLK+ and CLK) should be clocked with a differential signal.
This signal is typically ac-coupled to the CLK+ and CLK pins
via a transformer or capacitors. These pins are biased internally
and require no additional biasing.
Figure 42 shows a preferred method for clocking the AD9287. The
low jitter clock source is converted from a single-ended signal to a
differential signal using an RF transformer. The back-to-back
Schottky diodes across the secondary transformer limit clock
excursions into the AD9287 to approximately 0.8 V p-p differential.
This helps prevent the large voltage swings of the clock from
feeding through to other portions of the AD9287, and it preserves
the fast rise and fall times of the signal, which are critical to low
jitter performance.
0.1F
SCHOTTKY
DIODES:
HSM2812
CLK+
50
100
CLK–
CLK+
ADC
AD9287
Mini-Circuits
ADT1-1WT, 1:1Z
XFMR
05966-
024
Figure 42. Transformer-Coupled Differential Clock
Another option is to ac-couple a differential PECL signal to the
sample clock input pins as shown in Figure 43. The AD9510/
drivers offers excellent jitter performance.
10
0
0.1F
240
PECL DRIVER
CLK
CLK–
CLK+
ADC
AD9287
05966-
025
501
1
50 RESISTORS ARE OPTIONAL.
AD9510/AD9511/
AD9512/AD9513/
AD9514/AD9515
CLK+
CLK–
Figure 43. Differential PECL Sample Clock
10
0
0.1F
LVDS DRIVER
CLK
CLK–
CLK+
ADC
AD9287
05966-
026
50
1
50
1
150
RESISTORS ARE OPTIONAL.
AD9510/AD9511/
AD9512/AD9513/
AD9514/AD9515
CLK+
CLK–
Figure 44. Differential LVDS Sample Clock
In some applications, it is acceptable to drive the sample clock
inputs with a single-ended CMOS signal. In such applications,
CLK+ should be driven directly from a CMOS gate, and the
CLK pin should be bypassed to ground with a 0.1 μF capacitor
in parallel with a 39 k resistor (see Figure 45). Although the
CLK+ input circuit supply is AVDD (1.8 V), this input is
designed to withstand input voltages of up to 3.3 V and
therefore offers several selections for the drive logic voltage.
0.1F
39k
CMOS DRIVER
50
1
OPTIONAL
100
0.1F
CLK
CLK–
CLK+
ADC
AD9287
05966-
027
150
RESISTORS ARE OPTIONAL.
AD9510/AD9511/
AD9512/AD9513/
AD9514/AD9515
CLK+
Figure 45. Single-Ended 1.8 V CMOS Sample Clock
0.1F
CMOS DRIVER
OPTIONAL
100
CLK
0.1F
CLK–
CLK+
ADC
AD9287
05966-
028
50
1
150
RESISTORS ARE OPTIONAL.
AD9510/AD9511/
AD9512/AD9513/
AD9514/AD9515
CLK+
Figure 46. Single-Ended 3.3 V CMOS Sample Clock
Clock Duty Cycle Considerations
Typical high speed ADCs use both clock edges to generate a variety
of internal timing signals. As a result, these ADCs may be sensitive
to the clock duty cycle. Commonly, a 5% tolerance is required on
the clock duty cycle to maintain dynamic performance charac-
teristics. The AD9287 contains a duty cycle stabilizer (DCS) that
retimes the nonsampling edge, providing an internal clock signal
with a nominal 50% duty cycle. This allows a wide range of clock
input duty cycles without affecting the performance of the AD9287.
When the DCS is on, noise and distortion performance are nearly
flat for a wide range of duty cycles. However, some applications
may require the DCS function to be off. If so, keep in mind that
the dynamic range performance can be affected when operated
in this mode. See the Memory Map section for more details on
using this feature.
Jitter in the rising edge of the input is an important concern, and it
is not reduced by the internal stabilization circuit. The duty cycle
control loop does not function for clock rates of less than 20 MHz
nominal. The loop has a time constant associated with it that
must be considered in applications where the clock rate can
change dynamically. This requires a wait time of 1.5 s to 5 s
after a dynamic clock frequency increase (or decrease) before
the DCS loop is relocked to the input signal. During the period
that the loop is not locked, the DCS loop is bypassed and the
internal device timing is dependent on the duty cycle of the input
clock signal. In such applications, it may be appropriate to disable
the duty cycle stabilizer. In all other applications, enabling the
DCS circuit is recommended to maximize ac performance.
相關PDF資料 |
PDF描述 |
|---|---|
| VE-JWX-EY | CONVERTER MOD DC/DC 5.2V 50W |
| EVAL-AD1871EBZ | BOARD EVAL FOR AD1871 |
| VE-J1H-EY | CONVERTER MOD DC/DC 52V 50W |
| GCM22DSXN | CONN EDGECARD 44POS DIP .156 SLD |
| EVAL-AD977CB | BOARD EVAL FOR AD977 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9287ABCPZ-100 | 功能描述:IC ADC 8BIT SRL 100MSPS 48LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據采集 - 模數(shù)轉換器 系列:- 標準包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據接口:串行，并聯(lián) 轉換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應商設備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| AD9287ABCPZRL7-100 | 功能描述:IC ADC 8BIT SRL 100MSPS 48LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據采集 - 模數(shù)轉換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據接口:并聯(lián) 轉換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
| AD9287BCPZ-100 | 制造商:Analog Devices 功能描述:ADC Quad Pipelined 100Msps 8-bit Serial 48-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Analog Devices 功能描述:IC 8BIT ADC QUAD 100MSPS LFCSP48 |
| AD9287BCPZRL-100 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Quad, 8-Bit, 100 MSPS Serial LVDS 1.8 V A/D Converter |
| AD9287BCPZRL7-100 | 功能描述:IC ADC 8BIT QUAD 100MSPS 48LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據采集 - 模數(shù)轉換器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據接口:- 轉換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
發(fā)布緊急采購，3分鐘左右您將得到回復。