參數(shù)資料
型號(hào): AD9279BBCZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 42/44頁(yè)
文件大?。?/td> 0K
描述: IC ADC 12BIT 80MSPS 144CSPBGA
標(biāo)準(zhǔn)包裝: 1
類型: AAF,ADC,解調(diào)器,LNA,VGA
分辨率(位): 12 b
采樣率(每秒): 80M
數(shù)據(jù)接口: 串行,SPI?
電壓電源: 模擬和數(shù)字
電源電壓: 1.7 V ~ 1.9 V,2.7 V ~ 3.6 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 144-LFBGA,CSPBGA
供應(yīng)商設(shè)備封裝: 144-CSPBGA(10x10)
包裝: 托盤
AD9279
Rev. 0 | Page 7 of 44
SWITCHING SPECIFICATIONS
AVDD1 = 1.8 V, AVDD2 = 3.0 V, DRVDD = 1.8 V, full temperature, unless otherwise noted.
Table 3.
Parameter1
Temperature
Min
Typ
Max
Unit
Clock Rate
40 MSPS (Mode I)
Full
18.5
40
MHz
65 MSPS (Mode II)
Full
18.5
65
MHz
80 MSPS (Mode III)
Full
18.5
80
MHz
Clock Pulse Width High (tEH)
Full
6.25
ns
Clock Pulse Width Low (tEL)
Full
6.25
ns
OUTPUT PARAMETERS2, 3
Propagation Delay (tPD)
Full
(tSAMPLE/2) + 1.5
(tSAMPLE/2) + 2.3
(tSAMPLE/2) + 3.1
ns
Rise Time (tR) (20% to 80%)
Full
300
ps
Fall Time (tF) (20% to 80%)
Full
300
ps
FCO Propagation Delay (tFCO)
Full
(tSAMPLE/2) + 1.5
(tSAMPLE/2) + 2.3
(tSAMPLE/2) + 3.1
ns
DCO Propagation Delay (tCPD)4
Full
tFCO + (tSAMPLE/24)
ns
DCO to Data Delay (tDATA)4
Full
(tSAMPLE/24) 300
(tSAMPLE/24)
(tSAMPLE/24) + 300
ps
DCO to FCO Delay (tFRAME)4
Full
(tSAMPLE/24) 300
(tSAMPLE/24)
(tSAMPLE/24) + 300
ps
Data-to-Data Skew (tDATA-MAX tDATA-MIN)
Full
±100
±350
ps
Wake-Up Time (Standby), GAIN+ = 0.5 V
25°C
2
μs
Wake-Up Time (Power-Down)
25°C
1
ms
Pipeline Latency
Full
8
Clock
cycles
APERTURE
Aperture Uncertainty (Jitter)
25°C
<1
ps rms
LO GENERATION
4LO Frequency
Full
4
40
MHz
LO Divider RESET Setup Time5
Full
5
ns
LO Divider RESET Hold Time5
Full
5
ns
LO Divider RESET High Pulse Width
Full
20
ns
1 See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation, for a complete set of definitions and information about how these tests were
completed.
2 Can be adjusted via the SPI.
3 Measurements were made using a part soldered to FR-4 material.
4 tSAMPLE/24 is based on the number of bits divided by 2 because the delays are based on half duty cycles.
5 RESET edge to rising 4LO edge.
相關(guān)PDF資料
PDF描述
AD9393BBCZRL-80 IC INTERFACE 80MHZ HDMI 76CSPBGA
AD9398KSTZ-150 IC INTERFACE 150MHZ HDMI 100LQFP
AD9708ARU IC DAC 8BIT 100MSPS 28-TSSOP
AD974BN IC DAS 16BIT 4CH 200KSPS 28-DIP
AD9755ASTZRL IC DAC 14BIT 300MSPS 48-LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9279-BBCZ 制造商:AD 制造商全稱:Analog Devices 功能描述:Octal LNA/VGA/AAF/ADC and CW I/Q Demodulator
AD9280 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 8-Bit, 32 MSPS, 95 mW CMOS A/D Converter
AD9280ARS 功能描述:IC ADC CMOS 8BIT 32MSPS 28-SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率(每秒):3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散(最大):- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:-
AD9280ARSRL 功能描述:IC ADC 8BIT CMOS 32MSPS 28-SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率(每秒):3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散(最大):- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:-
AD9280ARSZ 功能描述:IC ADC CMOS 8BIT 32MSPS 28-SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率(每秒):1M 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤(4x4) 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個(gè)單端,單極 產(chǎn)品目錄頁(yè)面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6