- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1893 > AD9279BBCZ (Analog Devices Inc)IC ADC 12BIT 80MSPS 144CSPBGA PDF資料下載
參數(shù)資料
| 型號： | AD9279BBCZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 26/44頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 12BIT 80MSPS 144CSPBGA |
| 標準包裝： | 1 |
| 類型： | AAF，ADC，解調(diào)器，LNA，VGA |
| 分辨率（位）： | 12 b |
| 采樣率（每秒）： | 80M |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 電壓電源： | 模擬和數(shù)字 |
| 電源電壓： | 1.7 V ~ 1.9 V，2.7 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 144-LFBGA，CSPBGA |
| 供應商設備封裝： | 144-CSPBGA（10x10） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁當前第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
AD9279
Rev. 0 | Page 32 of 44
Two output clocks are provided to assist in capturing data from
the AD9279. DCO± is used to clock the output data and is equal
to six times the sampling clock rate. Data is clocked out of the
AD9279 and must be captured on the rising and falling edges
of DCO±, which supports double data rate (DDR) capturing.
The frame clock output (FCO±) is used to signal the start of a
new output byte and is equal to the sampling clock rate. See the
timing diagram shown in Figure 2 for more information.
An 8-, 10-, or 14-bit serial stream can also be initiated from the
SPI. This allows the user to implement different serial streams and
to test device compatibility with lower and higher resolution
systems. When changing the resolution to an 8- or 10-bit serial
stream, the data stream is shortened. When using the 14-bit
option, the data stream stuffs two 0s at the end of the normal
12-bit serial data.
When using the SPI, all of the data outputs can also be inverted
from their nominal state by setting Bit 2 in the OUTPUT_MODE
register (Address 0x14). This is not to be confused with inverting
the serial stream to an LSB first mode. In default mode, as shown
in Figure 2, the MSB is represented first in the data output serial
stream. However, this order this can be inverted so that the LSB is
represented first in the data output serial stream (see Figure 3).
There are 12 digital output test pattern options available that
can be initiated through the SPI. This feature is useful when
validating receiver capture and timing. See Table 13 for the
output bit sequencing options available. Some test patterns have
two serial sequential words and can be alternated in various
ways, depending on the test pattern chosen. Note that some
patterns may not adhere to the data format select option. In
addition, custom user-defined test patterns can be assigned in
the user pattern registers (Address 0x19 through Address 0x1C).
All test mode options except PN sequence short and PN sequence
long can support 8- to 14-bit word lengths to verify data capture
to the receiver.
The PN sequence short pattern produces a pseudo random
bit sequence that repeats itself every 29 1 bits, or 511 bits. A
description of the PN sequence short and how it is generated
can be found in Section 5.1 of the ITU-T O.150 (05/96) standard.
The only difference is that the starting value is a specific value
instead of all 1s (see Table 14 for the initial values).
Table 13. Flexible Output Test Modes1
Output Test Mode
Bit Sequence
Pattern Name
Digital Output Word 1
Digital Output Word 2
Subject to Data
Format Select
0000
Off (default)
N/A
0001
Midscale short
1000 0000 0000
Same
Yes
0010
+Full-scale short
1111 1111 1111
Same
Yes
0011
Full-scale short
0000 0000 0000
Same
Yes
0100
Checkerboard
1010 1010 1010
0101 0101 0101
No
0101
PN sequence long
N/A
Yes
0110
PN sequence short
N/A
Yes
0111
One-/zero-word toggle
1111 1111 1111
0000 0000 0000
No
1000
User input
Register 0x19 and Register 0x1A
Register 0x1B and Register 0x1C
No
1001
1-/0-bit toggle
1010 1010 1010
N/A
No
1010
1× sync
0000 0011 1111
N/A
No
1011
One bit high
1000 0000 0000
N/A
No
1100
Mixed bit frequency
1010 0011 0011
N/A
No
1 N/A is not applicable.
相關PDF資料 |
PDF描述 |
|---|---|
| AD9393BBCZRL-80 | IC INTERFACE 80MHZ HDMI 76CSPBGA |
| AD9398KSTZ-150 | IC INTERFACE 150MHZ HDMI 100LQFP |
| AD9708ARU | IC DAC 8BIT 100MSPS 28-TSSOP |
| AD974BN | IC DAS 16BIT 4CH 200KSPS 28-DIP |
| AD9755ASTZRL | IC DAC 14BIT 300MSPS 48-LQFP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD9279-BBCZ | 制造商:AD 制造商全稱:Analog Devices 功能描述:Octal LNA/VGA/AAF/ADC and CW I/Q Demodulator |
| AD9280 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 8-Bit, 32 MSPS, 95 mW CMOS A/D Converter |
| AD9280ARS | 功能描述:IC ADC CMOS 8BIT 32MSPS 28-SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| AD9280ARSRL | 功能描述:IC ADC 8BIT CMOS 32MSPS 28-SSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| AD9280ARSZ | 功能描述:IC ADC CMOS 8BIT 32MSPS 28-SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:1 系列:microPOWER™ 位數(shù):8 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，SPI? 轉換器數(shù)目:1 功率耗散（最大）:- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應商設備封裝:24-VQFN 裸露焊盤（4x4） 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個單端，單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6 |
發(fā)布緊急采購，3分鐘左右您將得到回復。