- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10068 > AD9262BCPZRL7-5 (Analog Devices Inc)IC ADC 16BIT 5MHZ 64LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9262BCPZRL7-5 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 17/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 16BIT 5MHZ 64LFCSP |
| 設(shè)計(jì)資源： | Interfacing ADL5382 to AD9262 as an RF-to-Bits Solution (CN0062) |
| 標(biāo)準(zhǔn)包裝： | 750 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 160M |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 功率耗散（最大）： | 703mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 64-LFCSP-VQ（9x9） |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 2 個(gè)單端，雙極；1 個(gè)差分，單極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
AD9262
Rev. A | Page 24 of 32
07
77
2-
07
2
30
40
50
60
20
10
0
50
70
90
OUTPUT DATA RATE (MSPS)
3d
B
BA
NDW
ID
T
H
(
H
z)
110
130
150
Figure 58. DC Correction Low Frequency Notch Filter 3 dB Bandwidth vs.
Output Data Rate
In applications where constant tracking of the dc offsets and
quadrature errors are not needed, the algorithms can be
independently frozen to save power. When frozen, the image
and LO leakage (dc) correction are still performed, but changes
are no longer tracked. Register 0x112[5:3] disables the
respective correction when frozen.
The quadrature gain, quadrature phase, and dc correction
algorithms can also be disabled independently for system
debugging or to save power by setting Register 0x112[2:0].
The default configuration on the AD9262 has the QEC and dc
correction blocks disabled, and Register 0x101[6] must be
pulled high to enable the correction blocks. After the QEC is
enabled and a correction value has been calculated, the value
remains active as long as any one of the QEC functions (DC,
gain, or phase correction) is used.
QEC and DC Correction Range
Table 19 gives the minimum and maximum correction ranges
of the algorithms on the AD9262 If the mismatches are greater
than these ranges, an imperfect correction results.
Table 19. QEC and DC Correction Range
Parameter
Min
Max
Gain
1.1 dB
+1.0 dB
Phase
1.79 degrees
+1.79 degrees
DC
6 %
+6%
DIGITAL OUTPUTS
Digital Output Format
The AD9262 offers a variety of digital output formats for ease of
system integration. The digital output on each channel consists
of 16 data bits and an output clock signal (DCO) for data latching.
The data bits can be configured for offset binary, twos comple-
ment, or Gray code by writing to Register 0x14[1:0]. In addition,
the voltage swing of the digital outputs can be configured to 3.3 V
TTL levels or a reduced voltage swing of 1.8 V by accessing
Register 0x14[7]. When 3.3 V voltage levels are desirable, the
DRVDD power supply must be set to 3.3 V.
Interleaved Outputs
The AD9262 has the added feature of interleaving Channel A
and Channel B data onto one 16-bit bus. This feature is availa-
ble for integer values of KOUT greater than 8 and does not apply
to half values of KOUT. The interleave function can be accessed
by writing to Register 0x14[5]. The data from both Channel A
and Channel B are interleaved and presented on the Channel A
bus, whereas the Channel B bus is internally grounded. Channel
A is sampled on the falling edge of DCO and Channel B on the
rising edge. The output of Channel A and Channel B can be
interchanged by inverting the DCO clock, Register 0x16[7]. In this
case, Channel B is sampled on the falling edge and Channel A
on the rising edge.
DCO
BUS A
BABA
A
DCO
BUS B
0
777
2-
09
4
Figure 59. Interleaved Output Mode
Overrange (OR) Condition
The ORA and ORB (ORx) pins serve as indicators for an overrange
condition. The ORx pins are triggered by in-band signals that
exceed the full-scale range of the ADC. In addition, the AD9262
possesses out-of-band gain above 10 MHz. Therefore, a large
out-of-band signal may trip an overrange condition.
The ORx pins are synchronous outputs that are updated at the
output data rate. Ideally, ORx should be latched on the falling
edge of DCO to ensure proper setup-and-hold time. However,
because an overrange condition typically extends well beyond one
clock cycle (that is, it does not toggle at the DCO rate) data can
usually be successfully detected on the rising edge of DCO or
monitored asynchronously.
The AD9262 has two trip points that can trigger an overrange
condition: analog and digital. The analog trip point is located in
the modulator ,and the second trip point is in the digital engine.
In normal operation, it is possible for the analog trip point to
toggle the ORx pin for a number of clock cycles as the analog
input approaches full scale. Because the ORx pin is a pulse-width
modulated (PWM) signal, as the analog input increases in ampli-
tude, the duration of overrange pin toggling increases. Eventually,
when the ORx pin is high for an extended period of time, the
ADC is overloaded, whereby there is little correspondence
between analog input and digital output.
The second trip point is in the digital block. If the input signal is
large enough to cause the data bits to clip to its maximum full-
scale level, an overrange condition occurs. The overrange trip
point can be adjusted by specifying a threshold level.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS27473P16B35S | CONN PLUG 55POS STRAIGHT W/SCKT |
| IDT72V235L15PFI8 | IC FIFO SYNC 2048X18 15NS 64TQFP |
| LT1331CG#PBF | IC TXRX 5V/3V RS232 28-SSOP |
| IDT72V235L10PFG8 | IC FIFO SYNC 2048X18 10NS 64TQFP |
| AD9432BSTZ-80 | IC ADC 12BIT 80MSPS 52-LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9262-EBZ | 制造商:Analog Devices 功能描述:Evaluation Board For AD9262BCPZ 制造商:Analog Devices 功能描述:16 BIT DUAL BANDWIDTH ADC EB - Boxed Product (Development Kits) 制造商:Analog Devices 功能描述:A/D Converter Eval. Board 制造商:Analog Devices 功能描述:A/D Converter Eval. Board; Silicon Manufacturer:Analog Devices; Silicon Core Number:AD9262; Kit Application Type:Data Converter; Application Sub Type:ADC; Kit Contents:Software, Evaluation Board |
| AD9265 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 125 MSPS/105 MSPS/80 MSPS 1.8 V Analog-to-Digital Converter |
| AD9265-105EBZ | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 16 Bit 105 Msps high SNR 1.8 RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評(píng)估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| AD9265-125EBZ | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 16 Bit 125 Msps high SNR 1.8 RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評(píng)估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| AD9265-80EBZ | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 16 Bit 80 Msps high SNR 1.8 RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評(píng)估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。