參數(shù)資料
型號: AD9216BCPZRL7-80
廠商: Analog Devices Inc
文件頁數(shù): 40/40頁
文件大?。?/td> 0K
描述: IC ADC 10BIT DUAL 80MSPS 64LFCSP
標(biāo)準(zhǔn)包裝: 750
位數(shù): 10
采樣率(每秒): 80M
數(shù)據(jù)接口: 并聯(lián)
轉(zhuǎn)換器數(shù)目: 2
功率耗散(最大): 255mW
電壓電源: 單電源
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 64-LFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 64-LFCSP-VQ(6x6)
包裝: 帶卷 (TR)
輸入數(shù)目和類型: 4 個(gè)單端,單極;2 個(gè)差分,單極
配用: AD9216-80PCBZ-ND - BOARD EVAL FOR AD9216 80MSPS
AD9216-105PCBZ-ND - BOARD EVAL FOR AD9216 105MSPS
AD9216
Rev. A | Page 9 of 40
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
PIN 1
INDICATOR
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
AV
DD
CLK_
B
DCS
DFS
PD
WN
_B
OEB_B
DNC
D
0_B
(
L
SB
)
DRGND
DRV
DD
D
1_B
D
2_B
D
3_B
64
63
62
61
60
59
58
57
56
55
54
53
52
51
50
49
AV
DD
CLK_
A
S
HARE
D_
RE
F
M
U
X_SELEC
T
PD
WN
_A
OEB_A
DNC
D
9_A
(
M
SB
)
D
8_A
D
7_A
D
6_A
DRGND
DRV
DD
D
5_A
D
4_A
D
3_A
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
AGND
VIN+_A
VIN–_A
AGND
AVDD
REFT_A
REFB_A
VREF
SENSE
REFB_B
REFT_B
AVDD
AGND
VIN–_B
VIN+_B
AGND
D2_A
D1_A
D0_A (LSB)
DNC
DRVDD
DRGND
DNC
D9_B (MSB)
D8_B
D7_B
D6_B
D5_B
D4_B
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
AD9216
TOP VIEW
(Not to Scale)
04775-003
DNC =
DO NOT CONNECT
Figure 3. Pin Configuration
Table 7. Pin Function Descriptions
Pin No.
Mnemonic
Description
1, 4, 13, 16
AGND1
Analog Ground.
2
VIN+_A
Analog Input Pin (+) for Channel A.
3
VIN_A
Analog Input Pin () for Channel A.
5, 12, 17, 64
AVDD
Analog Power Supply.
6
REFT_A
Differential Reference (+) for Channel A.
7
REFB_A
Differential Reference () for Channel A.
8
VREF
Voltage Reference Input/Output.
9
SENSE
Reference Mode Selection.
10
REFB_B
Differential Reference () for Channel B.
11
REFT_B
Differential Reference (+) for Channel B.
14
VIN_B
Analog Input Pin () for Channel B.
15
VIN+_B
Analog Input Pin (+) for Channel B.
18
CLK_B
Clock Input Pin for Channel B.
19
DCS
Duty Cycle Stabilizer (DCS) Mode Pin (Active High).
20
DFS
Data Output Format Select Pin. Low for offset binary; high for twos complement.
21
PDWN_B
Power-Down Function Selection for Channel B.
Logic 0 enables Channel B.
Logic 1 powers down Channel B. (Outputs static, not High-Z.)
22
OEB_B
Output Enable for Channel B.
Logic 0 enables Data Bus B.
Logic 1 sets outputs to High-Z.
23 to 26, 39,
42 to 45, 58
DNC
Do Not Connect Pins. Should be left floating.
27, 30 to 38
D0_B (LSB) to
D9_B (MSB)
Channel B Data Output Bits.
28, 40, 53
DRGND
Digital Output Ground.
29, 41, 52
DRVDD
Digital Output Driver Supply. Must be decoupled to DRGND with a minimum 0.1 F capacitor.
Recommended decoupling is 0.1 F capacitor in parallel with 10 F.
相關(guān)PDF資料
PDF描述
SP1490EEN-L/TR IC TXRX RS485 FULL DUPLEX 8NSOIC
15280-18SG-321 CONN JACK 18POS CABLE SKT
VI-B2L-MW-F1 CONVERTER MOD DC/DC 28V 100W
VI-B2K-MW-F3 CONVERTER MOD DC/DC 40V 100W
MS3101R28-12PX CONN RCPT 26POS PANEL MNT W/PINS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD9218 制造商:AD 制造商全稱:Analog Devices 功能描述:10-Bit, 40/65/80/105 MSPS 3 V Dual A/D Converter
AD9218_06 制造商:AD 制造商全稱:Analog Devices 功能描述:10-Bit, 40/65/80/105 MSPS 3 V Dual Analog-to-Digital Converter
AD9218-105PCB 制造商:Analog Devices 功能描述:DUAL 10 BIT 105/80/65 MSPS ADC EVAL BD. - Bulk
AD9218-65PCB 制造商:AD 制造商全稱:Analog Devices 功能描述:10-Bit, 40/65/80/105 MSPS 3 V Dual A/D Converter
AD9218BST-105 功能描述:IC ADC 10BIT DUAL 105MSPS 48LQFP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端,雙極