- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄17024 > AD9211-200EBZ (Analog Devices Inc)BOARD EVAL FOR AD9211-200 PDF資料下載
參數(shù)資料
| 型號(hào)： | AD9211-200EBZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 16/28頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | BOARD EVAL FOR AD9211-200 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| ADC 的數(shù)量： | 1 |
| 位數(shù)： | 10 |
| 采樣率（每秒）： | 200M |
| 數(shù)據(jù)接口： | 串行 |
| 輸入范圍： | 0.98 ~ 1.5 V |
| 在以下條件下的電源（標(biāo)準(zhǔn)）： | 437mW @ 1.8V |
| 工作溫度： | -40°C ~ 85°C |
| 已用 IC / 零件： | AD9211 |
| 已供物品： | 板，電源 |
| 相關(guān)產(chǎn)品： | AD9211BCPZ-300-ND - IC ADC 10BIT 300MSPS 56LFCSP AD9211BCPZ-250-ND - IC ADC 10-BIT 250MSPS 56-LFCSP AD9211BCPZ-200-ND - IC ADC 10-BIT 200MSPS 56-LFCSP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)當(dāng)前第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)
AD9211
Rev. 0 | Page 23 of 28
HARDWARE INTERFACE
Table 9. Serial Port Pins
Mnemonic
Function
The pins described in Table 9 comprise the physical interface
between the user’s programming device and the serial port of
the AD9211. All serial pins are inputs with an open-drain
configuration and should be tied to an external pull-up or pull-
down resistor (suggested value of 10 kΩ).
SCLK
SCLK (Serial Clock) is the serial shift clock in.
SCLK is used to synchronize serial interface
reads and writes.
SDIO
SDIO (Serial Data Input/Output) is a dual-purpose
pin. The typical role for this pin is an input and
output depending on the instruction being sent
and the relative position in the timing frame.
This interface is flexible enough to be controlled by either
PROMS or PIC mirocontrollers as well. This provides the user
with an alternate method to program the ADC other than a SPI
controller.
CSB
CSB (Chip Select Bar) is an active low control that
gates the read and write cycles.
RESET
Master Device Reset. When asserted, device
assumes default settings. Active low.
If the user chooses not to use the SPI interface, some pins serve
a dual function and are associated with a specific function when
strapped externally to AVDD or ground during device power
on. The Configuration Without the SPI section describes the
strappable functions supported on the AD9230.
The falling edge of the CSB, in conjunction with the rising edge
of the SCLK, determines the start of the framing. An example of
the serial timing and its definitions can be found in Figure 51
and Table 11.
CONFIGURATION WITHOUT THE SPI
During an instruction phase, a 16-bit instruction is transmitted.
Data then follows the instruction phase and is determined by
the W0 and W1 bits, which is 1 or more bytes of data. All data is
composed of 8-bit words. The first bit of each individual byte of
serial data indicates whether this is a read or write command.
This allows the serial data input/output (SDIO) pin to change
direction from an input to an output.
In applications that do not interface to the SPI control registers,
the SPI SDIO/DCS and SPI SCLK/DFS pins can alternately
serve as standalone CMOS-compatible control pins. When the
device is powered up, it is assumed that the user intends to use
the pins as static control lines for the duty cycle stabilizer. In
this mode, the SPI CSB chip select should be connected to
ground, which disables the serial port interface.
Table 10. Mode Selection
Mnemonic
Data may be sent in MSB or in LSB first mode. MSB first is
default on power-up and can be changed by changing the con-
figuration register. For more information about this feature and
others, see the AN-877, Interfacing to High Speed ADCs via SPI.
External
Voltage
Configuration
AVDD
Duty cycle stabilizer enabled
SPI SDIO/DCS
AGND
Duty cycle stabilizer disabled
AVDD
Twos complement enabled
SPI SCLK/DFS
AGND
Offset binary enabled
DON’T CARE
SDIO
SCLK
CSB
tS
tDH
tHI
tCLK
tLO
tDS
tH
R/W
W1
W0
A12
A11
A10
A9
A8
A7
D5
D4
D3
D2
D1
D0
0
604
1-
0
63
Figure 51. Serial Port Interface Timing Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| HW-V5-ML521-UNI-G-J | EVALUATION PLATFORM VIRTEX-5 |
| HW-V4-ML423-UNI-G-J | EVALUATION PLATFORM VIRTEX-4 |
| GCM22DRPS | CONN EDGECARD 44POS DIP .156 SLD |
| AD9219-65EBZ | BOARD EVALUATION FOR AD9219 |
| LLS2D331MELY | CAP ALUM 330UF 200V 20% SNAP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD9211-250EB | 制造商:AD 制造商全稱:Analog Devices 功能描述:10-Bit, 170/200/250 MSPS 1.8 V A/D Converter |
| AD9211-250EBZ | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 10-Bit 250 Msps ADC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評(píng)估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| AD9211-300EBZ | 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 10-Bit 300 Msps ADC RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評(píng)估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V |
| AD9211BCPZ-170 | 制造商:AD 制造商全稱:Analog Devices 功能描述:10-Bit, 170/200/250 MSPS 1.8 V A/D Converter |
| AD9211BCPZ-200 | 功能描述:IC ADC 10-BIT 200MSPS 56-LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個(gè)單端，雙極 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。