- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373950 > AD8600CHIPS (ANALOG DEVICES INC) 16-Channel, 8-Bit Multiplying DAC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD8600CHIPS |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | DAC |
| 英文描述： | 16-Channel, 8-Bit Multiplying DAC |
| 中文描述： | PARALLEL, 8 BITS INPUT LOADING, 2 us SETTLING TIME, 8-BIT DAC, UUC43 |
| 封裝： | DIE |
| 文件頁(yè)數(shù)： | 6/16頁(yè) |
| 文件大小： | 236K |
| 代理商： | AD8600CHIPS |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)當(dāng)前第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
REV. 0
–6–
AD8600
T RANSFE R E QUAT IONS
Output Voltage
O
i
=
D
×
V
REF
256
where
i
is the DAC channel number and
D
is the decimal value
of the DAC register data.
T able I. T ruth T able
EN
R/
W
CS LD
RS
Operation
Write to DAC Register
Update DAC Register
Update DAC Register
Latches DAC Register
Latches DAC Register
DAC Register T ransparent
Write to Input Register
Load Data to Input Register at
Decoded Address
Latches Data in Input Register at
Decoded Address
Latches Data in Input Register at
Decoded Address
Readback Input Registers
Input Register Readback (Data
Access)
Hi-Z Readback Disconnects from
Bus
Hi-Z on Data Bus
Reset
Clear All Registers to Zero,
V
OUT
= 0 V
Latches All Registers to Zero
CS
= Low; Input Register Ready
for
R
/W, DAC Register Latched
to Zero
–
L
+
L
L
X
X
X
X
L
H
H
H
H
L
L
–
L
+
L
H
H
H
H
H
L
L
L
H
H
+
L
L
H
H
L
L
+
H
H
X
H
L
H
H
X
H
+
H
H
X
X
H
X
X
X
X
X
X
L
X
L
X
X
H
L
H
H
+
+
NOT ES
1
+ symbol means positive edge of control input line.
2
– symbol means negative edge of control input line.
Decoded DAC Register
O
i
=
A
where
A
is the decimal value of the decoded address bits A3,
A2, A1, A0 (LSB).
Address,
CS
, R/
W
and data inputs should be stable prior to acti-
vation of the active low
EN
input. Input registers are transpar-
ent when
EN
is low. When
EN
returns high, data is latched into
the decoded input register. When the load strobe
LD
and
EN
pins are active low, all input register data is transferred to the
DAC registers. T he DAC registers are transparent while they
are enabled.
T able II. Address Decode T able
A3
(MSB)
A2
A1
A0
(LSB)
Addr
Code
(Hex)
DAC
Updated
(Binary)
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
2
3
4
5
6
7
8
9
A
B
C
D
E
F
O0
O1
O2
O3
O4
O5
O6
O7
O8
O9
O10
O11
O12
O13
O14
O15
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD8601ART | Precision CMOS Single Supply Rail-to-Rail Input/Output Wideband Operational Amplifiers |
| AD8601DRT | Precision CMOS Single Supply Rail-to-Rail Input/Output Wideband Operational Amplifiers |
| AD8602 | Precision CMOS Single Supply Rail-to-Rail Input/Output Wideband Operational Amplifiers |
| AD8602AR | Precision CMOS Single Supply Rail-to-Rail Input/Output Wideband Operational Amplifiers |
| AD8602ARM | Precision CMOS Single Supply Rail-to-Rail Input/Output Wideband Operational Amplifiers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD8601 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Precision CMOS Single-Supply Rail-to-Rail Input/Output Wideband Operational Amplifiers |
| AD8601_03 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Precision CMOS Single-Supply Rail-to-Rail Input/Output Wideband Operational Amplifiers |
| AD8601_11 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Precision CMOS, Single-Supply, Rail-to-Rail, Input/Output Wideband Operational Amplifiers |
| AD8601ART | 制造商:AD 制造商全稱:Analog Devices 功能描述:Precision CMOS Single Supply Rail-to-Rail Input/Output Wideband Operational Amplifiers |
| AD8601ART-R2 | 制造商:Analog Devices 功能描述:OP Amp Single GP R-R I/O 5.5V 5-Pin SOT-23 T/R 制造商:Analog Devices 功能描述:IC OP-AMP SINGLE R/R |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。