
AD8195
Data Sheet
Rev. B | Page 18 of 20
TMDS Terminations
Th
e AD8195 provides internal 50 single-ended terminations
for all of its high speed inputs and outputs. It is not necessary to
include external termination resistors for the TMDS differential
pairs on the PCB.
The output termination resistors of the
AD8195 back terminate
the output TMDS transmission lines. These back terminations
act to absorb reflections from impedance discontinuities on the
output traces, improving the signal integrity of the output traces
and adding flexibility to how the output traces can be routed.
For example, interlayer vias can be used to route the
AD8195TMDS outputs on multiple layers of the PCB without severely
degrading the quality of the output signal.
Auxiliary Control Signals
There are three single-ended control signals associated with
each source or sink in an HDMI/DVI application. These are
CEC and two DDC lines. The two signals on the DDC bus are
SDA and SCL (serial data and serial clock, respectively). These
three signals can be buffered through the
AD8195 and do not
need to be routed with the same strict considerations as the
high speed TMDS signals.
In general, it is sufficient to route each auxiliary signal as a
single-ended trace. These signals are not sensitive to impedance
discontinuities, do not require a reference plane, and can be
routed on multiple layers of the PCB. However, it is best to
follow strict layout practices whenever possible to prevent the
PCB design from affecting the overall application. The specific
routing of the CEC and DDC lines depends on the application
in which the
AD8195 is being used.
For example, the maximum speed of signals present on the
auxiliary lines is 100 kHz I2C data on the DDC lines; therefore,
any layout that enables 100 kHz I2C to be passed over the DDC
bus should suffice. The HDMI specification, however, places a
strict 50 pF limit on the amount of capacitance that can be
measured on either SDA or SCL at the HDMI input connector.
This 50 pF limit includes the HDMI connector, the PCB, and
whatever capacitance is seen at the input of the
AD8195. There
is a similar limit of 150 pF of input capacitance for the CEC line.
The parasitic capacitance of traces on a PCB increases with
trace length. To help ensure that a design satisfies the HDMI
specification, the length of the CEC and DDC lines on the PCB
should be made as short as possible. Additionally, if there is a
reference plane in the layer adjacent to the auxiliary traces in
the PCB stack-up, relieving or clearing out this reference plane
immediately under the auxiliary traces significantly decreases
the amount of parasitic trace capacitance. An example of the
Th
e AD8195 buffers the auxiliary signals; therefore, only the
input traces, connector, and
AD8195 input capacitance must be
considered when designing a PCB to meet HDMI specifications.
PCB DIELECTRIC
LAYER 1: MICROSTRIP
SILKSCREEN
PCB DIELECTRIC
LAYER 2: REFERENCE PLANE
LAYER 3: REFERENCE PLANE
LAYER 4: MICROSTRIP
W
3W
REFERENCE LAYER
RELIEVED UNDERNEATH
MICROSTRIP
07049-
009
Figure 35. Example Board Stack-Up
Power Supplies
The
AD8195 has four separate power supplies referenced to a
single ground, AVEE. The supply/ground pairs are
AVCC/AVEE
VTTI/AVEE
VTTO/AVEE
AMUXVCC/AVEE.
The AVCC/AVEE (3.3 V) supply powers the core of th
e AD8195.The VTTI/AVEE supply (3.3 V) powers the input termination
(see
Figure 30). Similarly, the VTTO/AVEE supply (3.3 V)
AVEE supply (5 V) powers the auxiliary buffer core.
In a typical application, all pins labeled AVEE should be connected
directly to ground. All pins labeled AVCC, VTTI, or VTTO
should be connected to 3.3 V, and Pin AMUXVCC should be
tied to 5 V. The AVCC supply powers the TMDS buffers while
AMUXVCC powers the DDC/CEC buffers. The AMUXVCC
pin can be connected to the 5 V supply provided from the input
HDMI connector to ensure that the DDC and CEC buffers
remain functional when the system is powered off. The supplies
can also be powered individually, but care must be taken to
ensure that each stage of th
e AD8195 is powered correctly.
DDC Reference Inputs
The VREF_IN and VREF_OUT voltages (3.3 V to 5 V) provide
reference levels for the DDC buffers. Both voltages are referenced
to AVEE. The voltage applied at these reference inputs should
be the same as the pull-up voltage for corresponding DDC bus.
Unused DDC/CEC Buffers
If the DDC and the CEC buffers are not used, th
e AD8195 does
not require a 5 V supply for AMUXVCC. For operation without
the buffers, tie AMUXVCC to AVCC (nominally 3.3 V) and tie
VREF_IN and VREF_OUT to AVEE (nominally ground).
Other buffer pins can be left floating.