參數(shù)資料
型號(hào): AD8124ACPZ
廠商: Analog Devices Inc
文件頁數(shù): 4/16頁
文件大?。?/td> 0K
描述: IC HS RCVR EQUALIZER 40VFQFN
標(biāo)準(zhǔn)包裝: 42
類型: 接收器
驅(qū)動(dòng)器/接收器數(shù): 3/3
電源電壓: ±4.5 V ~ 5.5 V
安裝類型: 表面貼裝
封裝/外殼: 40-VFQFN 裸露焊盤,CSP
供應(yīng)商設(shè)備封裝: 40-LFCSP-VQ(6x6)
包裝: 托盤
AD8124
Rev. 0 | Page 12 of 16
SYNC PULSE EXTRACTION USING COMPARATORS
The AD8124 is useful in many systems that transport computer
video signals, which typically comprise red, green, and blue (RGB)
video signals and separate horizontal and vertical sync signals.
Because the sync signals are separate and not embedded in the
color signals, it is advantageous to transmit them using a simple
scheme that encodes them among the three common-mode
voltages of the RGB signals. The AD8134, AD8142, AD8147, and
AD8148 triple differential drivers are natural complements to
the AD8124 because they perform the sync pulse encoding with
the necessary circuitry on-chip.
The sync encoding equations follow:
[ H
V
K
V
Red
CM
=
2
]
(1)
[
]
(2)
V
2
= K
V
Green
CM
[ H
V
K
V
Blue
CM
+
=
2
]
(3)
where:
Red VCM, Green VCM, and Blue VCM are the transmitted common-
mode voltages of the respective color signals.
K is an adjustable gain constant that is set by the driver.
V and H are the vertical and horizontal sync pulses, defined
with a weight of 1 when the pulses are in their low states and a
weight of +1 when they are in their high states.
The AD8134, AD8142, and AD8146/AD8147/AD8148 data
sheets contain further details regarding the encoding scheme.
Figure 19 illustrates how the AD8124 comparators can be used to
extract the horizontal and vertical sync pulses that are encoded on
the RGB common-mode voltages by the aforementioned drivers.
USING THE VPEAK, VPOLE, VGAIN, AND VOFFSET INPUTS
The VPEAK input is the main peaking control and is used to
compensate for the low-pass roll-off in the cable response. The
VPOLE input is a secondary frequency response shaping control
that shifts the positions of the equalizer poles. The VGAIN input
controls the wideband flat gain and is used to compensate for
the low frequency cable loss that is nominally flat. The VOFFSET
input is used to produce an offset at the AD8124 output. The
output offset is equal to the voltage applied to the VOFFSET input,
limited by the output swing limits.
The VPEAK and VPOLE controls can be used independently or they
can be coupled to form a single peaking control. While Figure 16
and Figure 17 show recommended settings vs. cable length,
designers may find other combinations that they prefer. These
two controls give designers extra freedom, as well as the ability
to compensate for different cable types (such as UTP and coaxial
cable), as opposed to having only a single frequency shaping
control.
In some cases, as would likely be with automatic control, the
VPEAK control is derived from a low impedance source, such as
an op amp. Figure 20 shows how to derive VPOLE from VPEAK in a
UTP application according to the recommended curves shown
in Figure 16 when VPEAK originates from a low impedance source.
Clearly, the 5 V supply must be clean to provide a clean VPOLE
voltage.
VPEAK
2
+ 0.9V
20
5.11k
VPEAK
VPOLE
5V
14k
8.25k
VPEAK
0
960
1-
02
0
Figure 20. Deriving VPOLE from VPEAK with Low-Z Source for the UTP Cable
The 20 Ω series resistor in the VPEAK path provides capacitive load
buffering for the op amp. This value can be modified, depending
on the actual capacitive load.
In automatic equalization circuits that place the control voltages
inside feedback loops, attention must be paid to the poles produced
by the summing resistors and load capacitances.
The peaking can also be adjusted by a mechanical or digitally
controlled potentiometer. In these cases, if the resistance of the
potentiometer is a couple of orders of magnitude lower than the
values of the resistors used to develop VPOLE, its resistance can be
ignored. Figure 21 shows how to use a 500 Ω potentiometer with
the resistor values shown in Figure 20 scaled up by a factor of 10.
VPEAK
2
+ 0.9V
51.1k
VPEAK
VPOLE
5V
140k
82.5k
750
500
096
01
-0
21
Figure 21. Deriving VPOLE from VPEAK with a Potentiometer for the UTP Cable
Many potentiometers have wide tolerances. If a wide tolerance
potentiometer is used, it may be necessary to change the value
of the 750 Ω resistor to obtain a full swing for VPEAK.
The VGAIN input is essentially a contrast control and can be set
by adjusting it to produce the correct amplitude of a known test
signal (such as a white screen) at the AD8124 output.
VGAIN can also be derived from VPEAK according to the linear
relationships shown in Figure 16 and Figure 17. Figure 22 shows
how to derive VPOLE and VGAIN from VPEAK in a UTP application
that originates from a low-Z source.
VPEAK
2
+ 0.9V
20
5.11k
VPEAK
VPOLE
5V
14k
8.25k
5.11k
VGAIN ≈ 0.89 × VPEAK + 0.38V
5V
60.4k
133k
VPEAK
09
601-
022
Figure 22. Deriving VPOLE and VGAIN from VPEAK with Low-Z Source for the UTP Cable
相關(guān)PDF資料
PDF描述
AD8128ACPZ-R7 IC RECEIVER LINE EQUAL 8LFCSP
AD8143ACPZ-REEL7 IC RECEIVER TRIPLE DIFF 32LFCSP
AD8145WYCPZ-R7 IC RECEIVER TRIPLE DIFF 32LFCSP
AD8150ASTZ IC CROSSPOINT SWIT 33X17 184LQFP
AD8151ASTZ IC CROSSPOINT SWIT 33X17 184LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD8124ACPZ-R7 功能描述:IC RCVR TRPL DIFF EQUAL 40LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器,接收器,收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:250 系列:- 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR)
AD8124ACPZ-RL 功能描述:IC HS RCVR EQUALIZER 40VFQFN RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器,接收器,收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:250 系列:- 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:3 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR)
AD8128 制造商:AD 制造商全稱:Analog Devices 功能描述:CAT-5 Receiver with Adjustable Line Equalization
AD8128ACPZ-R2 制造商:Analog Devices 功能描述:SP Amp DIFF Receiver Amp Single ±5.5V 8-Pin LFCSP EP T/R 制造商:Analog Devices 功能描述:SP AMP DIFF RCVR AMP SGL 5.5V 8LFCSP EP - Tape and Reel
AD8128ACPZ-R7 功能描述:IC RECEIVER LINE EQUAL 8LFCSP RoHS:是 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器,接收器,收發(fā)器 系列:- 標(biāo)準(zhǔn)包裝:27 系列:- 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):3/3 規(guī)程:RS232,RS485 電源電壓:4.75 V ~ 5.25 V 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:28-SOIC 包裝:管件