- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1892 > AD8118ABPZ (Analog Devices Inc)IC CROSSPOINT SWIT 32X32 304BGA PDF資料下載
參數(shù)資料
| 型號(hào)： | AD8118ABPZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 19/36頁 |
| 文件大小： | 0K |
| 描述： | IC CROSSPOINT SWIT 32X32 304BGA |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 功能： | 交叉點(diǎn)開關(guān) |
| 電路： | 1 x 32:32 |
| 電壓電源： | 單/雙電源 |
| 電壓 - 電源，單路/雙路(±)： | 4.5 V ~ 5.5 V，±2.5V |
| 電流 - 電源： | 500mA |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 304-BGA 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 304-BGA（31x31） |
| 包裝： | 散裝 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
AD8117/AD8118
Rev. A | Page 26 of 36
APPLICATIONS
PROGRAMMING
The AD8117/AD8118 have two options for changing the
programming of the crosspoint matrix. In the first option, a
serial word of 192 bits can be provided that updates the entire
matrix each time. The second option allows for changing the
programming of a single output via a parallel interface. The
serial option requires fewer signals, but more time (clock cycles)
for changing the programming, while the parallel programming
technique requires more signals, but can change a single output
at a time and requires fewer clock cycles to complete
programming.
Serial Programming Description
The serial programming mode uses the CLK, DATA IN,
UPDATE, and SER/PAR device pins. The first step is to assert a
low on SER/PAR in order to enable the serial programming
mode. The parallel clock WE should be held high during the
entire serial programming operation.
The UPDATE signal should be high during the time that data is
shifted into the serial port of the device. Although the data still
shifts in when UPDATE is low, the transparent, asynchronous
latches allow the shifting data to reach the matrix. This causes
the matrix to try to update to every intermediate state as
defined by the shifting data.
The data at DATA IN is clocked in at every falling edge of CLK.
A total of 192 bits must be shifted in to complete the program-
ming. For each of the 32 outputs, there are five bits (D0 to D4)
that determine the source of its input followed by one bit (D5)
that determines the enabled state of the output. If D5 is low
(output disabled), the five associated bits (D0 to D4) do not
matter, because no input is switched to that output.
The most significant output address data is shifted in first, with
the enable bit (D5) shifted in first, followed by the input address
(D4 to D0) entered sequentially with D4 first and D0 last. Each
remaining output is programmed sequentially, until the least
significant output address data is shifted in. At this point,
UPDATE can be taken low, which causes the programming of
the device according to the data that was just shifted in. The
UPDATE latches are asynchronous and when UPDATE is low,
they are transparent.
If more than one AD8117/AD8118 device is to be serially
programmed in a system, the DATA OUT signal from one
device can be connected to the DATA IN of the next device to
form a serial chain. All of the CLK, UPDATE, and SER/PAR
pins should be connected in parallel and operated as described
previously. The serial data is input to the DATA IN pin of the
first device of the chain, and it ripples through to the last.
Therefore, the data for the last device in the chain should come
at the beginning of the programming sequence. The length of
the programming sequence is 192 bits times the number of
devices in the chain.
Parallel Programming Description
When using the parallel programming mode, it is not necessary
to reprogram the entire device when making changes to the matrix.
In fact, parallel programming allows the modification of a
single output at a time. Because this takes only one WE/UPDATE
cycle, significant time savings can be realized by using parallel
programming.
One important consideration in using parallel programming is
that the RESET signal does not reset all registers in the AD8117/
AD8118. When taken low, the RESET signal only sets each
output to the disabled state. This is helpful during power-up to
ensure that two parallel outputs are not active at the same time.
After initial power-up, the internal registers in the device
generally have random data, even though the RESET signal has
been asserted. If parallel programming is used to program one
output, then that output will be properly programmed, but the
rest of the device will have a random program state depending
on the internal register content at power-up. Therefore, when
using parallel programming, it is essential that all outputs be
programmed to a desired state after power-up. This ensures that
the programming matrix is always in a known state. From then
on, parallel programming can be used to modify a single output
or more at a time.
In similar fashion, if UPDATE is taken low after initial power-
up, the random power-up data in the shift register will be
programmed into the matrix. Therefore, in order to prevent the
crosspoint from being programmed into an unknown state, do
not apply a low logic level to UPDATE after power is initially
applied. Programming the full shift register one time to a
desired state, by either serial or parallel programming after
initial power-up, eliminates the possibility of programming the
matrix to an unknown state.
To change the programming of an output via parallel program-
ming, SER/PAR and UPDATE should be taken high. The serial
programming clock, CLK, should be left high during parallel
programming. The parallel clock, WE, should start in the high
state. The 5-bit address of the output to be programmed should
be put on A0 to A4. The first five data bits (D0 to D4) should
contain the information that identifies the input that is pro-
grammed to the output that is addressed. The sixth data bit
(D5) determines the enabled state of the output. If D5 is low
(output disabled), then the data on D0 to D4 does not matter.
After the desired address and data signals have been established,
they can be latched into the shift register by a high to low
transition of the WE signal. The matrix is not programmed,
however, until the UPDATE signal is taken low. It is thus possible
to latch in new data for several or all of the outputs first via
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD8123ACPZ | IC RCVR TRPL DIFF EQUAL 40LFCSP |
| AD8124ACPZ | IC HS RCVR EQUALIZER 40VFQFN |
| AD8128ACPZ-R7 | IC RECEIVER LINE EQUAL 8LFCSP |
| AD8143ACPZ-REEL7 | IC RECEIVER TRIPLE DIFF 32LFCSP |
| AD8145WYCPZ-R7 | IC RECEIVER TRIPLE DIFF 32LFCSP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD8118-EVAL | 制造商:AD 制造商全稱:Analog Devices 功能描述:600 MHz, 32 】 32 Buffered Analog Crosspoint Switch |
| AD811ACHIPS | 制造商:AD 制造商全稱:Analog Devices 功能描述:High Performance Video Op Amp |
| AD811AN | 功能描述:IC CURR-FDBK AMP VIDEO HS 8-DIP RoHS:否 類別:集成電路 (IC) >> 線性 - 放大器 - 視頻放大器和頻緩沖器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 應(yīng)用:驅(qū)動(dòng)器 輸出類型:差分 電路數(shù):3 -3db帶寬:350MHz 轉(zhuǎn)換速率:1000 V/µs 電流 - 電源:14.5mA 電流 - 輸出 / 通道:60mA 電壓 - 電源，單路/雙路(±):5 V ~ 12 V，±2.5 V ~ 6 V 安裝類型:表面貼裝 封裝/外殼:20-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:20-QFN 裸露焊盤（4x4） 包裝:帶卷 (TR) |
| AD811AN | 制造商:Analog Devices 功能描述:SEMICONDUCTORSLINEAR |
| AD811ANZ | 功能描述:IC OPAMP VIDEO HP 8-DIP RoHS:是 類別:集成電路 (IC) >> 線性 - 放大器 - 視頻放大器和頻緩沖器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 應(yīng)用:TFT-LCD 面板：VCOM 驅(qū)動(dòng)器 輸出類型:滿擺幅 電路數(shù):1 -3db帶寬:35MHz 轉(zhuǎn)換速率:40 V/µs 電流 - 電源:3.7mA 電流 - 輸出 / 通道:1.3A 電壓 - 電源，單路/雙路(±):9 V ~ 20 V，±4.5 V ~ 10 V 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬）裸露焊盤 供應(yīng)商設(shè)備封裝:8-uMax-EP 包裝:管件 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。