- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄11667 > AD80066KRSZ (Analog Devices Inc)IC DSP CTLR 16BIT 28SSOP PDF資料下載
參數(shù)資料
| 型號： | AD80066KRSZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 6/21頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DSP CTLR 16BIT 28SSOP |
| 標準包裝： | 47 |
| 類型： | 信號處理器 |
| 輸入類型： | 模擬 |
| 輸出類型： | 數(shù)字 |
| 接口： | 串行 |
| 電流 - 電源： | 95mA |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-SSOP（0.209"，5.30mm 寬） |
| 供應商設備封裝： | 28-SSOP |
| 包裝： | 管件 |
AD80066
Rev. A | Page 13 of 20
THEORY OF OPERATION
The AD80066 can be operated in several different modes,
including 4-channel CDS mode, 4-channel SHA mode, 1-channel
CDS mode, and 1-channel SHA mode. Each mode is selected
by programming the configuration register through the serial
interface. For more information on CDS or SHA mode operation,
see the Circuit Operation section.
4-CHANNEL CDS MODE
In 4-channel CDS mode, the AD80066 simultaneously samples
the A, B, C, and D input voltages from the CCD outputs. The
sampling points for each CDS are controlled by CDSCLK1 and
CDSCLK2 (see Figure 17 and Figure 18). The CDSCLK1 falling
edge samples the reference level of the CCD waveform, and the
CDSCLK2 falling edge samples the data level of the CCD wave-
form. Each CDS amplifier outputs the difference between the
CCD reference level and the data level. The output voltage of
each CDS amplifier is then level-shifted by an offset DAC. The
voltages are scaled by the four PGAs before being multiplexed
through the 16-bit ADC. The ADC sequentially samples the
PGA outputs on the falling edges of ADCCLK.
The offset and gain values for the A, B, C, and D channels are
programmed using the serial interface. The order in which the
channels are switched through the multiplexer is selected by
programming the mux register.
Timing for this mode is shown in Figure 3. The falling edge of
CDSCLK2 should occur coincident with or before the rising
edge of ADCCLK. However, this is not required to satisfy the
minimum timing constraints. The rising edge of CDSCLK2
should not occur before the previous falling edge of ADCCLK,
as shown by tADC2. The output data latency is 3 ADCCLK cycles.
4-CHANNEL SHA MODE
In 4-channel SHA mode, the AD80066 simultaneously samples
the A, B, C, and D input voltages. The sampling point is controlled
by CDSCLK2. The falling edge of CDSCLK2 samples the input
waveforms on each channel. The output voltages from the three
SHAs are modified by the offset DACs and then scaled by the
four PGAs. The outputs of the PGAs are then multiplexed
through the 16-bit ADC. The ADC sequentially samples the
PGA outputs on the falling edges of ADCCLK.
The input signal is sampled with respect to the voltage applied to
the OFFSET pin (see Figure 19). With the OFFSET pin grounded,
a 0 V input corresponds to the zero-scale output of the ADC.
The OFFSET pin can also be used as a coarse offset adjustment
pin. A voltage applied to this pin is subtracted from the voltages
applied to the A, B, C, and D inputs in the first amplifier stage
of the AD80066. The input clamp is disabled in this mode. For
more information, see the Analog Inputs—SHA Mode section.
The offset and gain values for the A, B, C, and D channels are
programmed using the serial interface. The order in which the
channels are switched through the multiplexer is selected by
programming the mux register.
Timing for this mode is shown in Figure 7. The CDSCLK1 pin
should be grounded in this mode. Although not required, the
falling edge of CDSCLK2 should occur coincident with or before
the rising edge of ADCCLK. The rising edge of CDSCLK2 should
not occur before the previous falling edge of ADCCLK, as shown
by tADC2. The output data latency is 3 ADCCLK cycles.
1-CHANNEL CDS MODE
The 1-channel CDS mode operates in the same way as the
4-channel CDS mode, except the multiplexer remains fixed.
Only the channel specified in the mux register is processed.
Timing for this mode is shown in Figure 6.
1-CHANNEL SHA MODE
The 1-channel SHA mode operates in the same way as the
4-channel SHA mode, except the multiplexer remains fixed.
Only the channel specified in the mux register is processed.
Timing for this mode is shown in Figure 8. The CDSCLK1 pin
should be grounded in this mode of operation.
相關PDF資料 |
PDF描述 |
|---|---|
| VI-B34-CU-S | CONVERTER MOD DC/DC 48V 200W |
| VI-B33-CU-S | CONVERTER MOD DC/DC 24V 200W |
| MS27496E9B35PA | CONN RCPT 6POS BOX MNT W/PINS |
| VI-J3B-IY-F1 | CONVERTER MOD DC/DC 95V 50W |
| RE46C108S8TF | IC HORN DRIVER DUAL 8SOIC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD80066KRSZRL | 功能描述:IC DSP CTLR 16BIT 28SSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 傳感器和探測器接口 系列:- 其它有關文件:Automotive Product Guide 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:74 系列:- 類型:觸控式傳感器 輸入類型:數(shù)字 輸出類型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應商設備封裝:20-TSSOP 包裝:管件 |
| AD80069KCP | 制造商:Analog Devices 功能描述: |
| AD8007 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:AD8007/AD8008: Ultralow Distortion High Sped Amplifiers Data Sheet (Rev. C. 10/02) |
| AD8007_03 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Ultralow Distortion High Speed Amplifiers |
| AD80076KBC | 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。