參數(shù)資料
型號(hào)： AD80066KRSZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 13/21頁(yè)
文件大?。?/td> 0K
描述： IC DSP CTLR 16BIT 28SSOP
標(biāo)準(zhǔn)包裝： 47
類(lèi)型： 信號(hào)處理器
輸入類(lèi)型： 模擬
輸出類(lèi)型： 數(shù)字
接口： 串行
電流 - 電源： 95mA
安裝類(lèi)型： 表面貼裝
封裝/外殼： 28-SSOP（0.209"，5.30mm 寬）
供應(yīng)商設(shè)備封裝： 28-SSOP
包裝： 管件
AD80066
Rev. A | Page 19 of 20
APPLICATIONS INFORMATION
CIRCUIT AND LAYOUT RECOMMENDATIONS
Figure 23 shows the recommended circuit configuration for
4-channel CDS mode operation. The recommended input
coupling capacitor value is 0.1 μF (see the Analog Inputs—CDS
Mode section). A single ground plane is recommended for the
AD80066. A separate power supply can be used for DRVDD,
the digital driver supply, but this supply pin should still be
decoupled to the same ground plane as the rest of the AD80066.
The loading of the digital outputs should be minimized, either
by using short traces to the digital ASIC or by using external
digital buffers. To minimize the effect of digital transients
during major output code transitions, the falling edge of
CDSCLK2 should occur coincident with or before the rising
edge of ADCCLK (see Figure 3 through Figure 8 for timing).
All 0.1 μF decoupling capacitors should be located as close as
possible to the AD80066 pins. When operating in 1-channel
mode, the unused analog inputs should be grounded.
Figure 24 shows the recommended circuit configuration for
4-channel SHA mode. All of the previously explained consid-
erations also apply to this configuration, except that the analog
input signals are directly connected to the AD80066 without the
use of coupling capacitors. Before connecting the signals, the
analog input signals must be dc-biased between 0 V and 1.5 V
or 3 V (see the Analog Inputs—SHA Mode section).
CLOCK
INPUTS
TOP VIEW
(Not to Scale)
28
27
26
25
24
23
22
21
20
19
18
17
16
15
1
2
3
4
5
6
7
8
9
10
11
12
13
14
AD80066
AVDD
AVSS
A INPUT
DATA
INPUTS
3.3V
5V
SERIAL
INTERFACE
VINA
OFFSET
VINB
CML
VINC
CAPT
CAPB
VIND
AVSS
AVDD
SLOAD
SCLK
SDATA
CDSCLK1
CDSCLK2
ADCCLK
DRVDD
DRVSS
(MSB) D7
D6
D5
D4
D3
D2
D1
(LSB) D0
C INPUT
D INPUT
B INPUT
0.1F
1.0F
0.1F
10F
0.1F
0
85
52
-02
3
Figure 23. Recommended Circuit Configuration, 4-Channel CDS Mode
28
27
26
25
24
23
22
21
20
19
18
17
16
15
1
2
3
4
5
6
7
8
9
10
11
12
13
14
2
CLOCK
INPUTS
AVDD
DATA
INPUTS
3.3V
5V
CDSCLK1
CDSCLK2
ADCCLK
DRVDD
DRVSS
(MSB) D7
D6
D5
D4
D3
D2
D1
(LSB) D0
0.1F
TOP VIEW
(Not to Scale)
AD80066
A INPUT
5V
SERIAL
INTERFACE
C INPUT
D INPUT
B INPUT
0.1F
10F
0.1F
AVSS
VINA
OFFSET
VINB
CML
VINC
CAPT
CAPB
VIND
AVSS
AVDD
SLOAD
SCLK
SDATA
08
55
2-
02
4
Figure 24. Recommended Circuit Configuration, 4-Channel SHA Mode (Analog Inputs Sampled with Respect to Ground)
相關(guān)PDF資料
PDF描述
VI-B34-CU-S CONVERTER MOD DC/DC 48V 200W
VI-B33-CU-S CONVERTER MOD DC/DC 24V 200W
MS27496E9B35PA CONN RCPT 6POS BOX MNT W/PINS
VI-J3B-IY-F1 CONVERTER MOD DC/DC 95V 50W
RE46C108S8TF IC HORN DRIVER DUAL 8SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD80066KRSZRL 功能描述:IC DSP CTLR 16BIT 28SSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 傳感器和探測(cè)器接口 系列:- 其它有關(guān)文件:Automotive Product Guide 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:74 系列:- 類(lèi)型:觸控式傳感器 輸入類(lèi)型:數(shù)字 輸出類(lèi)型:數(shù)字 接口:JTAG，串行 電流 - 電源:100µA 安裝類(lèi)型:表面貼裝 封裝/外殼:20-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:20-TSSOP 包裝:管件
AD80069KCP 制造商:Analog Devices 功能描述:
AD8007 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:AD8007/AD8008: Ultralow Distortion High Sped Amplifiers Data Sheet (Rev. C. 10/02)
AD8007_03 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Ultralow Distortion High Speed Amplifiers
AD80076KBC 制造商:Analog Devices 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*