參數(shù)資料
型號(hào)： AD7999YRJZ-1RL
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 18/28頁(yè)
文件大?。?/td> 0K
描述： IC ADC 8BIT 4CH I2C SOT23-8
產(chǎn)品變化通告： AD7991,5,9 Offset Error Change 17/Sept/2010
設(shè)計(jì)資源： Using AD8599 as an Ultralow Distortion Driver for the AD7999 (CN0045)
標(biāo)準(zhǔn)包裝： 10,000
位數(shù)： 8
采樣率（每秒）： 1M
數(shù)據(jù)接口： I²C，串行
轉(zhuǎn)換器數(shù)目： 1
功率耗散（最大）： 4.68mW
電壓電源： 單電源
工作溫度： -40°C ~ 125°C
安裝類型： 表面貼裝
封裝/外殼： SOT-23-8
供應(yīng)商設(shè)備封裝： SOT-23-8
包裝： 帶卷 (TR)
輸入數(shù)目和類型： 4 個(gè)單端，單極
AD7991/AD7995/AD7999
Rev. B | Page 25 of 28
PLACING THE AD7991/AD7995/AD7999 INTO HIGH SPEED MODE
High speed mode communication commences after the master
addresses all devices connected to the bus with the master code,
00001XXX, to indicate that a high speed mode transfer is to
begin. No device connected to the bus is allowed to acknowledge
the high speed master code; therefore, the code is followed by a
NO ACK (see Figure 26). The master must then issue a repeated
start, followed by the device address and an R/W bit. The selected
device then acknowledges its address.
All devices continue to operate in high speed mode until the
master issues a stop condition. When the stop condition is
issued, the devices return to fast mode.
To guarantee performance above fSCL = 1.7 MHz, the user must
perform clock stretching—that is, the clock must be held high—for
2 μs after the ninth clock rising edge (see Figure 27). Therefore,
the clock must be held high for 2 μs after the device starts to power
0
64
61
-02
8
SDA
ACK BY
ADC
START BY
MASTER
HS MODE MASTER CODE
SERIAL BUS ADDRESS BYTE
NO ACK
19
1
9
01
0
A0
X
1
0
SCL
0
1
X
Sr
FAST MODE
HIGH SPEED MODE
Figure 26. Placing the Part into High Speed Mode
06
46
1-
03
0
SDA
11
9
D10
D9
D8
A0
1
00
0
SCL
1
D11
1
D7
D6
D5
D2
D1
D0
D4
D3
SCL (CONTINUED)
SDA (CONTINUED)
CHID1 CHID0
R/W
9
START BY
MASTER
ACK BY
ADC
NO ACK BY
MASTER
ACK BY
MASTER
STOP BY
MASTER
FRAME 1
SERIAL BUS ADDRESS BYTE
FRAME 2
MOST SIGNIFICANT DATA BYTE FROM ADC
FRAME 3
LEAST SIGNIFICANT DATA BYTE FROM ADC
CLOCK HIGH TIME = 2s
Figure 27. Reading Two Bytes of Data from the Conversion Result Register in High Speed Mode for AD7991
相關(guān)PDF資料
PDF描述
MS27473T16B99PA CONN PLUG 23POS STRAIGHT W/PINS
LTC2451CTS8#TRPBF IC ADC 16BIT DELTA SIG TSOT23-8
VE-BN4-MW-S CONVERTER MOD DC/DC 48V 100W
VE-BN3-MW-S CONVERTER MOD DC/DC 24V 100W
MS27473E8F6SA CONN PLUG 6POS STRAIGHT W/SCKT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD8 制造商:Opto 22 功能描述:
AD80/008Z-0RL7 制造商:Analog Devices 功能描述:IC
AD800 制造商:AD 制造商全稱:Analog Devices 功能描述:Clock Recovery and Data Retiming Phase-Locked Loop
AD-800 制造商:Thomas & Betts 功能描述:
AD8000 制造商:AD 制造商全稱:Analog Devices 功能描述:1.5 GHz Ultrahigh Speed Op Amp
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*