VDD = V
參數(shù)資料
型號(hào): AD7938BSUZ-6REEL7
廠商: Analog Devices Inc
文件頁(yè)數(shù): 28/32頁(yè)
文件大小: 0K
描述: IC ADC 12BIT 8CHAN 32TQFP
標(biāo)準(zhǔn)包裝: 1
位數(shù): 12
采樣率(每秒): 625k
數(shù)據(jù)接口: 并聯(lián)
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 7.5mW
電壓電源: 單電源
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 32-TQFP
供應(yīng)商設(shè)備封裝: 32-TQFP(7x7)
包裝: 標(biāo)準(zhǔn)包裝
輸入數(shù)目和類型: 8 個(gè)單端,單極;4 個(gè)差分,單極;4 個(gè)偽差分,單極;7 偽差分,單極
產(chǎn)品目錄頁(yè)面: 780 (CN2011-ZH PDF)
配用: EVAL-AD7938CBZ-ND - EVAL BOARD FOR AD7938
其它名稱: AD7938BSUZ-6REEL7DKR
Data Sheet
AD7938-6
Rev. C | Page 5 of 32
TIMING SPECIFICATIONS
VDD = VDRIVE = 2.7 V to 5.25 V, internal/external VREF = 2.5 V, unless otherwise noted; fCLKIN = 10MHz, fSAMPLE = 625 kSPS; TA = TMIN to
TMAX, unless otherwise noted.
Table 3.
Parameter1
Limit at TMIN, TMAX
Unit
Description
fCLKIN2
700
kHz min
CLKIN frequency
10
MHz
max
tQUIET
30
ns min
Minimum time between end of read and start of next conversion, that is, time from when
the data bus goes into three-state until the next falling edge of CONVST.
t1
10
ns min
CONVST pulse width.
t2
15
ns min
CONVST falling edge to CLKIN falling edge setup time.
t3
50
ns max
CLKIN falling edge to BUSY rising edge.
t4
0
ns min
CS to WR setup time.
t5
0
ns min
CS to WR hold time.
t6
10
ns min
WR pulse width.
t7
10
ns min
Data setup time before WR.
t8
10
ns min
Data hold after WR.
t9
10
ns min
New data valid before falling edge of BUSY.
t10
0
ns min
CS to RD setup time.
t11
0
ns min
CS to RD hold time.
t12
30
ns min
RD pulse width.
30
ns max
Data access time after RD.
3
ns min
Bus relinquish time after RD.
50
ns max
Bus relinquish time after RD.
t15
0
ns min
HBEN to RD setup time.
t16
0
ns min
HBEN to RD hold time.
t17
10
ns min
Minimum time between reads/writes.
t18
0
ns min
HBEN to WR setup time.
t19
10
ns min
HBEN to WR hold time.
t20
40
ns max
CLKIN falling edge to BUSY falling edge.
t21
15.7
ns min
CLKIN low pulse width.
t22
7.8
ns min
CLKIN high pulse width.
1 Sample tested during initial release to ensure compliance. All input signals are specified with tRISE = tFALL = 5 ns (10% to 90% of VDD) and timed from a voltage level of
1.6 V. All timing specifications given above are with a 25 pF load capacitance (see Figure 35, Figure 36, Figure 37, and Figure 38).
2 Minimum CLKIN for specified performance, with slower CLKIN frequencies performance specifications apply typically.
3 The time required for the output to cross 0.4 V or 2.4 V.
4 t14 is derived from the measured time taken by the data outputs to change 0.5 V. The measured number is then extrapolated back to remove the effects of charging or
discharging the 25 pF capacitor. This means that the time, t14, quoted in the timing characteristics is the true bus relinquish time of the part and is independent of the
bus loading.
相關(guān)PDF資料
PDF描述
VI-B5J-IV-F4 CONVERTER MOD DC/DC 36V 150W
VI-B5J-IV-F3 CONVERTER MOD DC/DC 36V 150W
VI-250-MX CONVERTER MOD DC/DC 5V 75W
AD7450ABRTZ-REEL7 IC ADC 12BIT DIFF 1MSPS SOT23-8
VE-JTN-MW-F4 CONVERTER MOD DC/DC 18.5V 100W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7938BSUZ-REEL7 功能描述:IC ADC 12BIT 8CHAN 32TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端,單極;1 個(gè)單端,雙極
AD7939 制造商:AD 制造商全稱:Analog Devices 功能描述:8-Channel, 1.5 MSPS, 12-Bit and 10-Bit Parallel ADCs with a Sequencer
AD7939BCP 制造商:Analog Devices 功能描述:ADC Single SAR 1.5Msps 10-bit Parallel 32-Pin LFCSP EP
AD7939BCP-REEL 制造商:Analog Devices 功能描述:ADC SGL SAR 1.5MSPS 10-BIT PARALLEL 32LFCSP EP - Tape and Reel
AD7939BCP-REEL7 制造商:Analog Devices 功能描述:ADC Single SAR 1.5Msps 10-bit Parallel 32-Pin LFCSP EP T/R 制造商:Analog Devices 功能描述:ADC SGL SAR 1.5MSPS 10-BIT PARALLEL 32LFCSP EP - Tape and Reel