- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1984 > AD7839ASZ-REEL (Analog Devices Inc)IC DAC 13BIT OCT VOLT OUT 44MQFP PDF資料下載
參數(shù)資料
| 型號： | AD7839ASZ-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 11/12頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 13BIT OCT VOLT OUT 44MQFP |
| 產(chǎn)品培訓模塊： | Data Converter Fundamentals DAC Architectures |
| 標準包裝： | 800 |
| 設(shè)置時間： | 30µs |
| 位數(shù)： | 13 |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 8 |
| 電壓電源： | 模擬和數(shù)字，雙 ± |
| 功率耗散（最大）： | 303mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-QFP |
| 供應商設(shè)備封裝： | 44-MQFP（10x10） |
| 包裝： | 帶卷 (TR) |
| 輸出數(shù)目和類型： | 8 電壓，單極；8 電壓，雙極 |
| 采樣率（每秒）： | 33k |
| 配用： | EVAL-AD7839EBZ-ND - BOARD EVAL FOR AD7839 |
AD7839
–8–
REV. 0
Unipolar Configuration
Figure 11 shows the AD7839 in the unipolar binary circuit
configuration. The VREF(+) input of the DAC is driven by the
AD586, a +5 V reference. VREF(–) is tied to ground. Table II
gives the code table for unipolar operation of the AD7839.
Other suitable references include the REF02, a precision +5 V
reference, and the REF195, a low dropout, micropower preci-
sion +5 V reference.
AD7839*
VDD
VCC
VREF(+)
VOUT
DUTGND
GND
VSS
VREF(–)
SIGNAL
GND
–15V
VOUT
(0 TO +10V)
+5V
+15V
AD586
R1
10k
2
6
5
4
8
C1
1 F
SIGNAL
GND
*ADDITIONAL PINS OMITTED FOR CLARITY
Figure 11. Unipolar +10 V Operation
Offset and gain may be adjusted in Figure 11 as follows: To
adjust offset, disconnect the VREF(–) input from 0 V, load the
DAC with all 0s and adjust the VREF(–) voltage until VOUT = 0 V.
For gain adjustment, the AD7839 should be loaded with all 1s
and R1 adjusted until VOUT = 2 VREF(+) – 1 LSB = 10 V(8191/
8192) = 9.99878 V.
Many circuits will not require these offset and gain adjustments.
In these circuits R1 can be omitted. Pin 5 of the AD586 may be
left open circuit and Pin 2 (VREF(–)) of the AD7839 tied to 0 V.
Table II. Code Table for Unipolar Operation
Binary Number in DAC Register
Analog Output
MSB
LSB
(VOUT)
1
1111
2 VREF (8191/8192) V
1
0000
2 VREF (4096/8192) V
0
1111
2 VREF (4095/8192) V
0
0000
0001
2 VREF (1/8192) V
0
0000
0 V
NOTES
VREF = VREF(+); VREF(–) = 0 V for unipolar operation.
For VREF(+) = +5 V, 1 LSB = +10 V/2
13 = +10 V/8192 = 1.22 mV.
Bipolar Configuration
Figure 12 shows the AD7839 set up for
±10 V operation. The
AD588 provides precision
±5 V tracking outputs that are fed to
the VREF(+) and VREF(–) inputs of the AD7839. The code table
for bipolar operation of the AD7839 is shown in Table III.
In Figure 12, full-scale and bipolar zero adjustments are pro-
vided by varying the gain and balance on the AD588. R2 varies
the gain on the AD588 while R3 adjusts the offset of both the
+5 V and –5 V outputs together with respect to ground.
For bipolar-zero adjustment, the DAC is loaded with
1000 . . . 0000 and R3 is adjusted until VOUT = 0 V. Full
scale is adjusted by loading the DAC with all 1s and adjusting
R2 until VOUT = 10(4095/4096) V = 9.997559 V.
When bipolar-zero and full-scale adjustment are not needed, R2
and R3 can be omitted. Pin 12 on the AD588 should be con-
nected to Pin 11 and Pin 5 should be left floating.
AD7839*
VDD
VCC
VREF(+)
VOUT
DUTGND
GND
VSS
VREF(–)
SIGNAL
GND
–15V
VOUT
(–10V TO +10V)
+5V
+15V
*ADDITIONAL PINS OMITTED FOR CLARITY
R1
39k
C1
1 F
R2
100k
R3
100k
AD588
46
2
3
1
14
15
16
7
9
5
10
11
12
8 13
Figure 12. Bipolar
±10 V Operation
Table III. Code Table for Bipolar Operation
Binary Number in DAC
Register
Analog Output
MSB
LSB
(VOUT)
1
1111
2[VREF(–) + VREF (8191/8192)] V
1
0000
0001
2[VREF(–) + VREF (4097/8192)] V
1
0000
2[VREF(–) + VREF (4096/8192)] V
0
1111
2[VREF(–) + VREF (4095/8192)] V
0
0000
0001
2[VREF(–) + VREF (1/8192)] V
0
0000
2[VREF(–)] V
NOTES
VREF = (VREF(+) – VREF(–)).
For VREF(+) = +5 V, and VREF(–) = –5 V, VREF = 10 V, 1 LSB = 2 VREF V/2
13 =
20 V/8192 = 2.44 mV.
CONTROLLED POWER-ON OF THE OUTPUT STAGE
A block diagram of the output stage of the AD7839 is shown in
Figure 13. It is capable of driving a load of 5 k
in parallel with
50 pF. G1 to G6 are transmission gates used to control the
power on voltage present at VOUT. On power up G1 and G2 are
also used in conjunction with the
CLR input to set V
OUT to the
user defined voltage present at the DUTGND pin. When
CLR
is taken back high, the DAC outputs reflect the data in the DAC
registers.
G1
G2
G4
G3
G6
G5
DUTGND
VOUT
R
R = 60k
14k
DAC
Figure 13. Block Diagram of AD7839 Output Stage
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7840KP | IC DAC 14BIT LOW PWR 5V 28-PLCC |
| AD7841BSZ-REEL | IC DAC 14BIT OCTAL VOUT 44-MQFP |
| AD7843ARQZ | IC ADC 12BIT TOUCHSCREEN 16-QSOP |
| AD7845BRZ | IC DAC 12BIT MULT LC2MOS 24SOIC |
| AD7846BP | IC DAC 16BIT LC2MOS VOUT 28PLCC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD783AN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Sample/Track-and-Hold Amplifier |
| AD783AQ | 制造商:ANA 功能描述:783 45 PER TUBE S10L2A |
| AD783AR | 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete Very High Speed Sample-and-Hold Amplifier |
| AD783JN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Sample/Track-and-Hold Amplifier |
| AD783JQ | 功能描述:IC AMP SAMPLE HOLD LP 5MA 8CDIP RoHS:否 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標準包裝:2,500 系列:Excalibur™ 放大器類型:J-FET 電路數(shù):1 輸出類型:- 轉(zhuǎn)換速率:45 V/µs 增益帶寬積:10MHz -3db帶寬:- 電流 - 輸入偏壓:20pA 電壓 - 輸入偏移:490µV 電流 - 電源:1.7mA 電流 - 輸出 / 通道:48mA 電壓 - 電源，單路/雙路(±):4.5 V ~ 38 V，±2.25 V ~ 19 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應商設(shè)備封裝:8-SOIC 包裝:帶卷 (TR) |
發(fā)布緊急采購，3分鐘左右您將得到回復。