- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10160 > AD7763BSVZ-REEL (Analog Devices Inc)IC ADC 24BIT S/D 625KSPS 64-TQFP PDF資料下載
參數(shù)資料
| 型號： | AD7763BSVZ-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 8/33頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 24BIT S/D 625KSPS 64-TQFP |
| 標(biāo)準(zhǔn)包裝： | 1,500 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 625k |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 955.5mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-TQFP 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 64-TQFP-EP（10x10） |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 1 個差分，單極；1 個差分，雙極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當(dāng)前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
Data Sheet
AD7763
Rev. B | Page 15 of 32
AD7763 INTERFACE
READING DATA USING THE SPI INTERFACE
The timing diagram in Figure 2 shows how the AD7763 transmits
its conversion results using the SPI-compatible serial interface.
The data being read from the AD7763 is clocked out using the
serial clock output, SCO. The SCO frequency is dependent on
the state of the serial clock output rate pin, SCR, and the clock
divider mode chosen by the state of the clock divider pin, CDIV
(see the Clocking the AD7763 section). Table 7 shows both the
SCO frequency and the ICLK frequency for the AD7763, resulting
from the states of both the CDIV and SCR pins.
Table 7. SCO Frequency
Clock Divide
Mode
CDIV
SCR
SCO
Frequency
ICLK
Frequency
Divide by 1
1
0
MCLK
1
MCLK
Divide by 2
0
MCLK/2
1
MCLK1
MCLK/2
1
In decimate × 32 mode, when CDIV = 0 and SCR = 1, FSO pulses low for
32 SCO clock cycles, as shown in Figure 2. For all other combinations of CDIV
and SCR in decimate × 32 mode, FSO is continuously low.
An active low pulse of one SCO period on the data-ready output,
DRDY, indicates a new conversion result is available at the
AD7763 serial data output, SDO.
Each bit of the new conversion result is clocked onto the SDO
line on the rising SCO edge and is valid on the falling SCO edge
(for SCP = 0). The conversion result spans 32 SCO clock cycles
and consists of 24 data bits in twos complement form, followed
by 7 status bits.
D6
D5
D4
D3
D2
D1
D0
ADR2
ADR1
ADR0
DVALID
OVR
LPWR
FILTER_OK
The conversion result output on the SDO line is framed by the
frame synchronization output, FSO, which is sent logic low for
32 SCO cycles following the rising edge of the DRDY signal.
Note that the SDO line is in three-state for one clock cycle
before the FSO signal returns to logic high, which means that
only 31 actual data bits are output in each conversion.
The first three status bits, ADR[2:0], are the device address bits.
The DVALID bit is asserted when the data being clocked out on
the SDO line is valid. Table 19 contains descriptions of the other
status bits: OVR, LPWR, and FILTER_OK.
There is an exception to the behavior of FSO when the AD7763
operates in decimate × 32 mode (see Endnote 1 of Table 7). If SCR
and CDIV are chosen so that the SCO frequency output has the
capability to clock through only 32 SCO cycles before the MSB
of the next conversion result is output, then FSO stays logic low
continuously.
The AD7763 also features a serial data latch output, SDL, which
outputs a pulse every 16 data bits. The SDL output offers an
alternative framing signal for serial transfers, which require
a framing signal more frequent than every 32 bits.
SYNCHRONIZATION
The SYNC input to the AD7763 provides a synchronization
function that allows the user to begin gathering samples of the
analog front-end input from a known point in time.
The SYNC function allows multiple AD7763s, operated from
the same master clock and using the same SYNC signal, to be
synchronized so that each ADC simultaneously updates its
output register.
Using a common SYNC signal to all AD7763 devices in a
system allows synchronization to occur. On the falling edge of
the SYNC signal, the digital filter sequencer is reset to 0. The
filter is held in reset state until a rising edge of the SCO senses
SYNC high. Thus, to perform a synchronization of devices, a
SYNC pulse of a minimum of 2.5 ICLK cycles in length can be
applied, synchronous to the falling edge of SCO. On the first
rising edge of SCO after SYNC goes logic high, the filter is taken
out of reset, and the multiple parts gather input samples
synchronously.
Following a SYNC, the digital filter needs time to settle before
valid data can be read from the AD7763. The user knows there
is valid data on the SDO line by checking the DVALID status bit
(see D3 in the status bits listing) that is output with each conversion
result. The time from the rising edge of SYNC until the DVALID
bit is asserted is dependent on the filter configuration used. See the
Theory of Operation section and the figures listed in Table 6 for
details on calculating the time until DVALID is asserted.
SHARING THE SERIAL BUS
The AD7763 functionality allows up to eight devices to share
the same serial bus, SDO, depending on the decimation rate
that is chosen.
Table 8 details the maximum number of devices that can share
the same SDO line for each decimation rate (×32, ×64, ×128,
×256).
Table 8. Maximum Number of Devices Sharing SDO
Decimation Rate
SCO
(MHz)
×32
×64
×128
×256
Maximum Number of
Devices Sharing SDO
40
20
2
N/A
4
2
8
4
8
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MS27468T11F4SC | CONN RCPT 4POS JAM NUT W/SCKT |
| MS3106R28-12SX | CONN PLUG 26POS STRAIGHT W/SCKT |
| 23282-31SG-350 | CONN PLUG 31POS CABLE SKT |
| VI-B3J-MW-F4 | CONVERTER MOD DC/DC 36V 100W |
| MS3106R28-12S | CONN PLUG 26POS STRAIGHT W/SCKT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7764 | 制造商:AD 制造商全稱:Analog Devices 功能描述:24-Bit, 8.5 mW, 109 dB, 128/64/32 kSPS ADCs |
| AD7764_07 | 制造商:AD 制造商全稱:Analog Devices 功能描述:24-Bit, 312 kSPS, 109 dB ヒ-ツ ADC with On-Chip Buffers and Serial Interface |
| AD7764BRUZ | 功能描述:IC ADC 24BIT S/D 312KSPS 28TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤（4x4） 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個單端，單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6 |
| AD7764BRUZ-REEL7 | 功能描述:IC ADC 24BIT S/D 312KSPS 28TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
| AD7765 | 制造商:AD 制造商全稱:Analog Devices 功能描述:24-Bit, 8.5 mW, 109 dB, 128/64/32 kSPS ADCs |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。