- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10245 > AD7739BRUZ-REEL7 (Analog Devices Inc)IC ADC 24BIT 8CH SIG-DEL 24TSSOP PDF資料下載
參數(shù)資料
| 型號： | AD7739BRUZ-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 28/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 24BIT 8CH SIG-DEL 24TSSOP |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 15.1k |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 100mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 24-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 24-TSSOP |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 8 個單端，單極；8 個單端，雙極；4 個差分，單極；4 個差分，雙極 |
| 配用： | EVAL-AD7739EBZ-ND - BOARD EVAL FOR AD7739 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當(dāng)前第28頁第29頁第30頁第31頁第32頁
Data Sheet
AD7739
Rev. A | Page 5 of 32
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
POWER REQUIREMENTS
AVDD to AGND Voltage
4.75
5.25
V
DVDD to DGND Voltage
4.75
5.25
V
2.70
3.60
V
AVDD Current (Normal Mode)
13.6
16
mA
AVDD Current (Reduced Power Mode)
9.2
11
mA
MCLK = 4 MHz
AVDD Current (Internal Buffer Off )
8.5
mA
2.7
3
mA
DVDD = 5 V
1.0
1.5
mA
DVDD = 3 V
Power Dissipation (Normal Mode)13
85
100
mW
Power Dissipation (Reduced Power
Mode)13
60
70
mW
DVDD = 5 V, MCLK = 4 MHz
Power Dissipation (Reduced Power
Mode)13
50
mW
DVDD = 3 V, MCLK = 4 MHz
AVDD + DVDD Current (Standby
Mode)14
80
μA
Power Dissipation (Standby Mode)14
500
μW
1 Specification is not production tested, but is supported by characterization data at initial product release.
3 Specifications before calibration. Channel system calibration reduces these errors to the order of the noise.
4 Applies after the zero-scale and full-scale calibration. The negative full-scale error represents the remaining error after removing the offset and gain error.
5 Specifications before calibration. ADC zero-scale self-calibration or channel zero-scale system calibration reduce this error to the order of the noise.
6 For specified performance. The output data span corresponds to the specified nominal input voltage range. The ADC is functional outside the nominal input voltage
range, but the performance might degrade. Outside the nominal input voltage range, the OVR bit in the channel status register is set and the channel data register
value depends on the clamp bit in the mode register. See the register and circuit descriptions for details.
7 For specified performance. If the analog input absolute voltage (referred to AGND) changes more than 0.5 V during one conversion time, the result can be affected by
distortion in the input buffer. This limit does not apply to analog input absolute voltages below 3 V.
8 If chopping is enabled or when switching between channels, a dynamic current charges the capacitance of the multiplexer. See the circuit description for details.
9 For specified performance. Part is functional with lower VREF.
10 Dynamic current charging the sigma-delta (Σ-Δ) modulator input switching capacitor.
11 Outside the specified calibration range, calibration is possible but the performance may degrade.
12 These logic output levels apply to the MCLK OUT output when it is loaded with a single CMOS load.
13 With external MCLK, MCLKOUT disabled (CLKDIS bit set in the mode register).
14 External MCLKIN = 0 V or DVDD, digital inputs = 0 V or DVDD, P0 and P1 = 0 V or AVDD.
TIMING SPECIFICATIONS
AVDD = 5 V ± 5%, DVDD = 2.7 V to 3.6 V or 5 V ± 5%, Input Logic 0 = 0 V, Logic 1 = DVDD, unless otherwise noted.1
Table 2.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
MASTER CLOCK RANGE
1
6.144
MHz
1
4
MHz
Reduced power mode
t1
50
ns
SYNC pulse width
t2
500
ns
RESET pulse width
READ OPERATION
t4
0
ns
CS falling edge to SCLK falling edge setup time
t52
SCLK falling edge to data valid delay
0
60
ns
DVDD of 4.75 V to 5.25 V
0
80
ns
DVDD of 2.7 V to 3.3 V
CS falling edge to data valid delay
0
60
ns
DVof 4.75 V to 5.25 V
0
80
ns
DVDD of 2.7 V to 3.3 V
t6
50
ns
SCLK high pulse width
t7
50
ns
SCLK low pulse width
t8
0
ns
CS rising edge after SCLK rising edge hold time
t94
10
80
ns
Bus relinquish time after SCLK rising edge
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD9223ARSZ-REEL | IC ADC 12BIT 3.0MSPS 28SSOP |
| AD9221ARSZ-REEL | IC ADC 12BIT 1.5MSPS 28SSOP |
| MS3106E22-22P | CONN PLUG 4POS STRAIGHT W/PINS |
| LTC1418IG#TRPBF | IC A/D CONV 14BIT SRL&PAR 28SSOP |
| D38999/20WD5PA | CONN RCPT 5POS WALL MNT W/PINS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD773A | 制造商:AD 制造商全稱:Analog Devices 功能描述:10-Bit, 20 MSPS Monolithic A/D Converter |
| AD773AJD | 制造商:Analog Devices 功能描述:ADC Single Pipelined 20Msps 10-bit Parallel 28-Pin CDIP 制造商:Rochester Electronics LLC 功能描述:IC, 10-BIT 20 MSPS ADC - Bulk |
| AD773AKD | 制造商:AD 制造商全稱:Analog Devices 功能描述:10-Bit, 20 MSPS Monolithic A/D Converter |
| AD773ASD/883B | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 10-Bit |
| AD773-EB | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。