參數(shù)資料
型號: AD7732
廠商: Analog Devices, Inc.
元件分類: ADC
英文描述: 2-Channel, +-10 V Input Range, High Throughput, 24-Bit SIGMA- ADC
中文描述: 2通道,-10 V輸入范圍,高通量,24位Σ-模數(shù)轉(zhuǎn)換器
文件頁數(shù): 6/32頁
文件大?。?/td> 1576K
代理商: AD7732
AD7732
TIMING SPECIFICATIONS
Table 2. (AV
DD
= 5 V ± 5%; DV
DD
= 2.7 V to 3.6 V, or 5 V ± 5%; Input Logic 0 = 0 V; Logic 1 = DV
DD
; unless otherwise
noted.)
1
Parameter
Min
Typ
Max
Unit
Master Clock Range
1
6.144
MHz
t
1
50
ns
t
2
500
ns
Read Operation
t
4
0
ns
t
52
0
60
ns
0
80
ns
t
5A2, 3
0
60
ns
0
80
ns
t
6
50
ns
t
7
50
ns
t
8
0
ns
t
94
10
80
ns
Write Operation
t
11
0
ns
t
12
30
ns
t
13
25
ns
t
14
50
ns
t
15
50
ns
t
16
0
ns
Test Conditions/Comments
SYNC Pulsewidth
RESET Pulsewidth
CS Falling Edge to SCLK Falling Edge Setup Time
SCLK Falling Edge to Data Valid Delay
DV
DD
of 4.75 V to 5.25 V
DV
DD
of 2.7 V to 3.3 V
CS Falling Edge to Data Valid Delay
DV
DD
of 4.75 V to 5.25 V
DV
DD
of 2.7 V to 3.3 V
SCLK High Pulsewidth
SCLK Low Pulsewidth
CS Rising Edge after SCLK Rising Edge Hold Time
Bus Relinquish Time after SCLK Rising Edge
CS Falling Edge to SCLK Falling Edge Setup
Data Valid to SCLK Rising Edge Setup Time
Data Valid after SCLK Rising Edge Hold Time
SCLK High Pulsewidth
SCLK Low Pulsewidth
CS Rising Edge after SCLK Rising Edge Hold Time
1
Sample tested during initial release to ensure compliance. All input signals are specified with tr = tf = 5 ns (10% to 90% of DV
DD
) and timed from a voltage level of
1.6 V. See
and
.
Figure 2
Figure 3
2
These numbers are measured with the load circuit of
and defined as the time required for the output to cross the V
OL
or V
OH
limits.
Figure 4
3
This specification is relevant only if CS goes low while SCLK is low.
4
These numbers are derived from the measured time taken by the data output to change 0.5 V when loaded with the circuit of
extrapolated back to remove effects of charging or discharging the 50 pF capacitor. This means that the times quoted in the Timing Characteristics are the true bus
relinquish times of the part and as such are independent of external bus loading capacitances.
Figure 4
. The measured number is then
Rev. 0 | Page 6 of 32
相關(guān)PDF資料
PDF描述
AD7732BRU 2-Channel, +-10 V Input Range, High Throughput, 24-Bit SIGMA- ADC
AD773A 10-Bit, 20 MSPS Monolithic A/D Converter
AD773AJD 10-Bit, 20 MSPS Monolithic A/D Converter
AD773AKD 10-Bit, 20 MSPS Monolithic A/D Converter
AD7740KRM 3 V/5 V Low Power, Synchronous Voltage-to-Frequency Converter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7732BRU 功能描述:IC ADC 24BIT 2-CH 28-TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端,單極;1 個單端,雙極
AD7732BRU-REEL 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 15.437ksps 24-bit Serial 28-Pin TSSOP T/R 制造商:Analog Devices 功能描述:ADC SGL DELTA-SIGMA 15.437KSPS 24BIT SERL 28TSSOP - Tape and Reel
AD7732BRU-REEL7 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 15.437ksps 24-bit Serial 28-Pin TSSOP T/R 制造商:Analog Devices 功能描述:ADC SGL DELTA-SIGMA 15.437KSPS 24BIT SERL 28TSSOP - Tape and Reel 制造商:Rochester Electronics LLC 功能描述:2 DIFF CH :10V INPUT, 28-BIT SD ADC - Tape and Reel
AD7732BRUZ 功能描述:IC ADC 24BIT 2-CH 28-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1 系列:microPOWER™ 位數(shù):8 采樣率(每秒):1M 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤(4x4) 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個單端,單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6
AD7732BRUZ 制造商:Analog Devices 功能描述:IC 24BIT ADC SMD 7732 TSSOP28