- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1983 > AD7713AN (Analog Devices Inc)IC ADC 24BIT SIGMA-DELTA 24-DIP PDF資料下載
參數(shù)資料
| 型號： | AD7713AN |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 5/28頁 |
| 文件大小： | 0K |
| 描述： | IC ADC 24BIT SIGMA-DELTA 24-DIP |
| 產(chǎn)品變化通告： | Product Discontinuance 27/Oct/2011 |
| 標(biāo)準(zhǔn)包裝： | 15 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 205 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 5.5mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 24-DIP（0.300"，7.62mm） |
| 供應(yīng)商設(shè)備封裝： | 24-PDIP |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 1 個單端，單極；1 個差分，單極；1 個差分，雙極 |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
REV. D
AD7713
–13–
The AD7713 gives the user access to the on-chip calibration
registers, allowing the microprocessor to read the device’s calibra-
tion coefficients and also to write its own calibration coefficients
to the part from prestored values in E
2PROM. This gives the
microprocessor much greater control over the AD7713’s calibra-
tion procedure. It also means that the user can verify that the
device has performed its calibration correctly by comparing the
coefficients after calibration with prestored values in E
2PROM.
For battery-operated or low power systems, the AD7713 offers
a standby mode (controlled by the
STANDBY pin) that reduces
idle power consumption to typically 150
W.
THEORY OF OPERATION
The general block diagram of a -
ADC is shown in Figure 4.
It contains the following elements:
A sample-hold amplifier
A differential amplifier or subtracter
An analog low-pass filter
A 1-bit ADC (comparator)
A 1-bit DAC
ANALOG
LOW-PASS
FILTER
DAC
DIGITAL
FILTER
DIGITAL DATA
COMPARATOR
S/H AMP
Figure 4. General
-
ADC
In operation, the analog signal sample is fed to the subtracter,
along with the output of the 1-bit DAC. The filtered difference
signal is fed to the comparator, whose output samples the differ-
ence signal at a frequency many times that of the analog signal
sampling frequency (oversampling).
Oversampling is fundamental to the operation of -
ADCs.
Using the quantization noise formula for an ADC
SNR
Number of Bits
dB
=×
+
()
602
1 76
..
a 1-bit ADC or comparator yields an SNR of 7.78 dB.
The AD7713 samples the input signal at a frequency of 7.8 kHz
or greater (see Table III). As a result, the quantization noise is
spread over a much wider frequency than that of the band of
interest. The noise in the band of interest is reduced still fur-
ther by analog filtering in the modulator loop, which shapes
the quantization noise spectrum to move most of the noise
energy to frequencies outside the bandwidth of interest. The
noise performance is thus improved from this 1-bit level to the
performance outlined in Tables I and II and in Figures 2a and 2b.
The output of the comparator provides the digital input for the
1-bit DAC, so that the system functions as a negative feedback
loop that tries to minimize the difference signal. The digital data
that represents the analog input voltage is contained in the duty
cycle of the pulse train appearing at the output of the compara-
tor. It can be retrieved as a parallel binary data-word using a
digital filter.
-
ADCs are generally described by the order of the analog
low-pass filter. A simple example of a first-order -
ADC is
shown in Figure 5. This contains only a first-order low-pass
filter or integrator. It also illustrates the derivation of the alter-
native name for these devices: charge balancing ADCs.
COMPARATOR
DIFFERENTIAL
AMPLIFIER
INTEGRATOR
+FS
–FS
DAC
VIN
Figure 5. Basic Charge-Balancing ADC
It consists of a differential amplifier (whose output is the differ-
ence between the analog input and the output of a 1-bit DAC),
an integrator, and a comparator. The term charge balancing comes
from the fact that this system is a negative feedback loop that tries
to keep the net charge on the integrator capacitor at 0 by balanc-
ing charge injected by the input voltage with charge injected by
the 1-bit DAC. When the analog input is 0, the only contribu-
tion to the integrator output comes from the 1-bit DAC. For the
net charge on the integrator capacitor to be 0, the DAC output
must spend half its time at +FS and half its time at –FS. Assum-
ing ideal components, the duty cycle of the comparator will be 50%.
When a positive analog input is applied, the output of the 1-bit
DAC must spend a larger proportion of the time at +FS, so the
duty cycle of the comparator increases. When a negative input
voltage is applied, the duty cycle decreases.
The AD7713 uses a second-order
-
modulator and a digital
filter that provides a rolling average of the sampled output.
After power-up or if there is a step change in the input voltage,
there is a settling time that must elapse before valid data is
obtained.
Input Sample Rate
The modulator sample frequency for the device remains at
fCLK IN/512 (3.9 kHz @ fCLK IN = 2 MHz) regardless of the
selected gain. However, gains greater than
1 are achieved by a
combination of multiple input samples per modulator cycle and
a scaling of the ratio of the reference capacitor to input capaci-
tor. As a result of the multiple sampling, the input the sample
rate of the device varies with the selected gain (see Table III).
The effective input impedance is 1/C
fS, where C is the input
sampling capacitance and fS is the input sample rate.
Table III. Input Sampling Frequency vs. Gain
Gain
Input Sampling Frequency (fS)
1fCLK IN/256 (7.8 kHz @ fCLK IN = 2 MHz)
22
fCLK IN/256 (15.6 kHz @ fCLK IN = 2 MHz)
44
fCLK IN/256 (31.2 kHz @ fCLK IN = 2 MHz)
88
fCLK IN/256 (62.4 kHz @ fCLK IN = 2 MHz)
16
8
fCLK IN/256 (62.4 kHz @ fCLK IN = 2 MHz)
32
8
fCLK IN/256 (62.4 kHz @ fCLK IN = 2 MHz)
64
8
fCLK IN/256 (62.4 kHz @ fCLK IN = 2 MHz)
128
8
fCLK IN/256 (62.4 kHz @ fCLK IN = 2 MHz)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7714ARS-3 | IC ADC 24BIT SIGMA-DELTA 28SSOP |
| AD7715ANZ-3 | IC ADC 16BIT SIGMA-DELTA 16DIP |
| AD7716BSZ | IC ADC 22BIT SIGMA-DELTA 44-MQFP |
| AD7718BRU-REEL7 | IC ADC 24BIT R-R 8/10CH 28-TSSOP |
| AD7719BRZ | IC ADC 16BIT 24BIT DUAL 28SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7713ANZ | 功能描述:IC ADC 24BIT SIGMA-DELTA 24-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD7713AQ | 制造商:Rochester Electronics LLC 功能描述:24 BIT SIGMA DELTA ADC IC - Bulk |
| AD7713AR | 功能描述:IC ADC SIGNAL COND LC2MOS 24SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| AD7713AR-REEL | 制造商:Analog Devices 功能描述:24-BIT SIGMA DELTA ADC IC - Tape and Reel |
| AD7713AR-REEL7 | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Loop-Powered Signal Conditioning ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。