- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1983 > AD7713AN (Analog Devices Inc)IC ADC 24BIT SIGMA-DELTA 24-DIP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7713AN |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 27/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 24BIT SIGMA-DELTA 24-DIP |
| 產(chǎn)品變化通告： | Product Discontinuance 27/Oct/2011 |
| 標(biāo)準(zhǔn)包裝： | 15 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 205 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 5.5mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 24-DIP（0.300"，7.62mm） |
| 供應(yīng)商設(shè)備封裝： | 24-PDIP |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 1 個(gè)單端，單極；1 個(gè)差分，單極；1 個(gè)差分，雙極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁
REV. D
–8–
AD7713
Pin No. Mnemonic Function
16
RTD2
Constant Current Output. A nominal 200
A constant current is provided at this pin, which can be used as
the excitation current for RTDs. This current can be turned on or off via the control register. This second
current can be used to eliminate lead resistanced errors in 3-wire RTD configurations.
17
AIN3
Analog Input Channel 3. High level analog input that accepts an analog input voltage range of 4
VREF/GAIN.
At the nominal VREF of 2.5 V and a gain of 1, the AIN3 input voltage range is 0 V to
±10 V.
18
AGND
Ground Reference Point for Analog Circuitry.
19
TFS
Transmit Frame Synchronization. Active low logic input used to write serial data to the device with serial data
expected after the falling edge of this pulse. In the self-clocking mode, the serial clock becomes active after
TFS
goes low. In the external clocking mode,
TFS must go low before the first bit of the data-word is written to the part.
20
RFS
Receive Frame Synchronization. Active low logic input used to access serial data from the device. In the self-
clocking mode, both the SCLK and SDATA lines become active after
RFS goes low. In the external clocking
mode, the SDATA line becomes active after
RFS goes low.
21
DRDY
Logic Output. A falling edge indicates that a new output word is available for transmission. The
DRDY pin
will return high upon completion of transmission of a full output word.
DRDY is also used to indicate when
the AD7713 has completed its on-chip calibration sequence.
22
SDATA
Serial Data. Input/output with serial data being written to either the control register or the calibration regis-
ters and serial data being accessed from the control register, calibration registers, or the data register. During
an output data read operation, serial data becomes active after
RFS goes low (provided DRDY is low). Dur-
ing a write operation, valid serial data is expected on the rising edges of SCLK when
TFS is low. The output
data coding is natural binary for unipolar inputs and offset binary for bipolar inputs.
23
DVDD
Digital Supply Voltage, 5 V. DVDD should not exceed AVDD by more than 0.3 V in normal operation.
24
DGND
Ground Reference Point for Digital Circuitry.
TERMINOLOGY
Integral Nonlinearity
This is the maximum deviation of any code from a straight line
passing through the endpoints of the transfer function. The
endpoints of the transfer function are zero scale (not to be con-
fused with bipolar zero), a point 0.5 LSB below the first code
transition (000...000 to 000...001) and full scale, a point 0.5 LSB
above the last code transition (111...110 to 111...111). The error
is expressed as a percentage of full scale.
Positive Full-Scale Error
Positive full-scale error is the deviation of the last code transition
(111...110 to 111...111) from the ideal input full-scale voltage.
For AIN1(+) and AIN2(+), the ideal full-scale input voltage is
(AIN1(–) + VREF/GAIN – 3/2 LSBs), where AIN(–) is either
AIN1(–) or AIN2(–) as appropriate; for AIN3, the ideal full-scale
voltage is 4
VREF/GAIN – 3/2 LSBs. Positive full-scale error
applies to both unipolar and bipolar analog input ranges.
Unipolar Offset Error
Unipolar offset error is the deviation of the first code transition
from the ideal voltage. For AIN1(+) and AIN2(+), the ideal
input voltage is (AIN1(–) + 0.5 LSB); for AIN3, the ideal input
is 0.5 LSB when operating in the unipolar mode.
Bipolar Zero Error
This is the deviation of the midscale transition (0111 ... 111 to
1000 ... 000) from the ideal input voltage. For AIN1(+) and
AIN2(+), the ideal input voltage is (AIN1(–) – 0.5 LSB); AIN3
can accommodate only unipolar input ranges.
Bipolar Negative Full-Scale Error
This is the deviation of the first code transition from the ideal
input voltage. For AIN1(+) and AIN2(+), the ideal input volt-
age is (AIN1(–) – VREF/GAIN + 0.5 LSB); AIN3 can only
accommodate unipolar input ranges.
Positive Full-Scale Overrange
Positive full-scale overrange is the amount of overhead available
to handle input voltages on AIN1(+) and AIN2(+) inputs
greater than (AIN1(–) + VREF/GAIN) or on AIN3 of greater
than 4
VREF/GAIN (for example, noise peaks or excess voltages
due to system gain errors in system calibration routines) without
introducing errors due to overloading the analog modulator or
to overflowing the digital filter.
Negative Full-Scale Overrange
This is the amount of overhead available to handle voltages on
AIN1(+) and AIN2(+) below (AIN1(–) – VREF/GAIN) without
overloading the analog modulator or overflowing the digital filter.
Offset Calibration Range
In the system calibration modes, the AD7713 calibrates its offset
with respect to the analog input. The offset calibration range
specification defines the range of voltages that the AD7713 can
accept and still calibrate offset accurately.
Full-Scale Calibration Range
This is the range of voltages that the AD7713 can accept in the
system calibration mode and still calibrate full scale correctly.
Input Span
In system calibration schemes, two voltages applied in sequence
to the AD7713’s analog input define the analog input range. The
input span specification defines the minimum and maximum
input voltages from zero to full scale that the AD7713 can accept
and still calibrate gain accurately.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7714ARS-3 | IC ADC 24BIT SIGMA-DELTA 28SSOP |
| AD7715ANZ-3 | IC ADC 16BIT SIGMA-DELTA 16DIP |
| AD7716BSZ | IC ADC 22BIT SIGMA-DELTA 44-MQFP |
| AD7718BRU-REEL7 | IC ADC 24BIT R-R 8/10CH 28-TSSOP |
| AD7719BRZ | IC ADC 16BIT 24BIT DUAL 28SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7713ANZ | 功能描述:IC ADC 24BIT SIGMA-DELTA 24-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個(gè)單端，單極；2 個(gè)差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD7713AQ | 制造商:Rochester Electronics LLC 功能描述:24 BIT SIGMA DELTA ADC IC - Bulk |
| AD7713AR | 功能描述:IC ADC SIGNAL COND LC2MOS 24SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| AD7713AR-REEL | 制造商:Analog Devices 功能描述:24-BIT SIGMA DELTA ADC IC - Tape and Reel |
| AD7713AR-REEL7 | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Loop-Powered Signal Conditioning ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。