- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1983 > AD7713AN (Analog Devices Inc)IC ADC 24BIT SIGMA-DELTA 24-DIP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7713AN |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 23/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 24BIT SIGMA-DELTA 24-DIP |
| 產(chǎn)品變化通告： | Product Discontinuance 27/Oct/2011 |
| 標(biāo)準(zhǔn)包裝： | 15 |
| 位數(shù)： | 24 |
| 采樣率（每秒）： | 205 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 5.5mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 24-DIP（0.300"，7.62mm） |
| 供應(yīng)商設(shè)備封裝： | 24-PDIP |
| 包裝： | 管件 |
| 輸入數(shù)目和類型： | 1 個(gè)單端，單極；1 個(gè)差分，單極；1 個(gè)差分，雙極 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁
REV. D
–4–
AD7713
Parameter
A, S Versions
1
Unit
Conditions/Comments
AIN3
Positive Full-Scale Calibration Limit
13
+(4.2
VREF)/GAIN V max
GAIN Is the Selected PGA Gain
(Between 1 and 128).
Offset Calibration Limit
15
0 to VREF/GAIN
V max
GAIN Is the Selected PGA Gain
(Between 1 and 128).
Input Span
+(3.2
VREF)/GAIN V min
GAIN Is the Selected PGA Gain
(Between 1 and 128).
+(4.2
VREF)/GAIN V max
GAIN Is the Selected PGA Gain
(Between 1 and 128).
POWER REQUIREMENTS
Power Supply Voltages
AVDD Voltage
16
5 to 10
V nom
±5% for Specified Performance.
DVDD Voltage
17
5V nom
±5% for Specified Performance.
Power Supply Currents
AVDD Current
0.6
mA max
AVDD = 5 V.
0.7
mA max
AVDD = 10 V.
DVDD Current
0.5
mA max
fCLK IN = 1 MHz.
Digital Inputs 0 V to DVDD.
1
mA max
fCLK IN = 2 MHz.
Digital Inputs 0 V to DVDD.
Power Supply Rejection
18
Rejection w.r.t. AGND.
(AVDD and DVDD)
19
dB typ
Power Dissipation
Normal Mode
5.5
mW max
AVDD = DVDD = 5 V, fCLK IN = 1 MHz;
Typically 3.5 mW.
Standby (Power-Down) Mode
300
W max
AVDD = DVDD = 5 V, Typically 150
W.
NOTES
1 Temperature range is: A Version, –40
°C to +85°C; S Version, –55°C to +125°C.
2 Applies after calibration at the temperature of interest.
3 Positive full-scale error applies to both unipolar and bipolar input ranges.
4 These errors will be of the order of the output noise of the part as shown in Table I after system calibration. These errors will be 20
V typical after self-calibration
or background calibration.
5 Recalibration at any temperature or use of the background calibration mode will remove these drift errors.
6 These numbers are guaranteed by design and/or characterization.
7 The AIN1 and AIN2 analog inputs present a very high impedance dynamic load that varies with clock frequency and input sample rate. The maximum recom-
mended source resistance depends on the selected gain.
8 The analog input voltage range on the AIN1(+) and AIN2(+) inputs is given here with respect to the voltage on the AIN1(–) and AIN2(–) inputs. The input voltage
range on the AIN3 input is with respect to AGND. The absolute voltage on the AIN1 and AIN2 inputs should not go more positive than AV DD + 30 mV or more
negative than AGND – 30 mV.
9 V
REF = REF IN(+) – REF IN(–).
10 This common-mode voltage range is allowed, provided that the input voltage on AIN(+) and AIN(–) does not exceed AV
DD + 30 mV and AGND – 30 mV.
11 This error can be removed using the system calibration capabilities of the AD7713. This error is not removed by the AD7713’s self-calibration feature. The offset
drift on the AIN3 input is four times the value given in the Static Performance section of the specifications.
12 Guaranteed by design, not production tested.
13 After calibration, if the analog input exceeds positive full scale, the converter will output all 1s. If the analog input is less than negative full scale, the device will
output all 0s.
14These calibration and span limits apply provided the absolute voltage on the AIN1 and AIN2 analog inputs does not exceed AV
DD + 30 mV or go more negative than
AGND – 30 mV.
15 The offset calibration limit applies to both the unipolar zero point and the bipolar zero point.
16 Operating with AV
DD voltages in the range 5.25 V to 10.5 V is guaranteed only over the 0
°C to 70°C temperature range.
17 The
±5% tolerance on the DV
DD input is allowed provided that DVDD does not exceed AVDD by more than 0.3 V.
18 Measured at dc and applies in the selected pass band. PSRR at 50 Hz will exceed 120 dB with filter notches of 2 Hz, 5 Hz, 10 Hz, 25 Hz, or 50 Hz. PSRR at 60 Hz
will exceed 120 dB with filter notches of 2 Hz, 6 Hz, 10 Hz, 30 Hz, or 60 Hz.
19 PSRR depends on gain: gain of 1 = 70 dB typ; gain of 2 = 75 dB typ; gain of 4 = 80 dB typ; gains of 8 to 128 = 85 dB typ.
Specifications subject to change without notice.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7714ARS-3 | IC ADC 24BIT SIGMA-DELTA 28SSOP |
| AD7715ANZ-3 | IC ADC 16BIT SIGMA-DELTA 16DIP |
| AD7716BSZ | IC ADC 22BIT SIGMA-DELTA 44-MQFP |
| AD7718BRU-REEL7 | IC ADC 24BIT R-R 8/10CH 28-TSSOP |
| AD7719BRZ | IC ADC 16BIT 24BIT DUAL 28SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7713ANZ | 功能描述:IC ADC 24BIT SIGMA-DELTA 24-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個(gè)單端，單極；2 個(gè)差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD7713AQ | 制造商:Rochester Electronics LLC 功能描述:24 BIT SIGMA DELTA ADC IC - Bulk |
| AD7713AR | 功能描述:IC ADC SIGNAL COND LC2MOS 24SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| AD7713AR-REEL | 制造商:Analog Devices 功能描述:24-BIT SIGMA DELTA ADC IC - Tape and Reel |
| AD7713AR-REEL7 | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Loop-Powered Signal Conditioning ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。