參數(shù)資料
型號: AD7661ASTZRL
廠商: Analog Devices Inc
文件頁數(shù): 14/28頁
文件大?。?/td> 0K
描述: IC ADC 16BIT W/REF 48LQFP
標(biāo)準(zhǔn)包裝: 2,000
系列: PulSAR®
位數(shù): 16
采樣率(每秒): 100k
數(shù)據(jù)接口: 串行,并聯(lián)
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 25mW
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 48-LQFP
供應(yīng)商設(shè)備封裝: 48-LQFP(7x7)
包裝: 帶卷 (TR)
輸入數(shù)目和類型: 2 個偽差分,單極
配用: EVAL-AD7661CBZ-ND - BOARD EVALUATION FOR AD7661
AD7661
Rev. 0 | Page 21 of 28
CONVERSION CONTROL
Figure 33 shows the detailed timing diagrams of the conversion
process. The AD7661 is controlled by the CNVST signal, which
initiates conversion. Once initiated, it cannot be restarted or
aborted, even by the power-down input PD, until the conversion
is complete. CNVST operates independently of CS and RD.
Conversions can be automatically initiated with the AD7661. If
CNVST is held LOW when BUSY is LOW, the AD7661 controls
the acquisition phase and automatically initiates a new
conversion. By keeping CNVST LOW, the AD7661 keeps the
conversion process running by itself. It should be noted that the
analog input must be settled when BUSY goes LOW. Also, at
power-up, CNVST should be brought LOW once to initiate the
conversion process. In this mode, the AD7661 can run slightly
faster than the guaranteed 100 kSPS.
Although CNVST is a digital signal, it should be designed with
special care with fast, clean edges, and levels with minimum
overshoot and undershoot or ringing.
The CNVST trace should be shielded with ground and a low
value serial resistor (i.e., 50 ) termination should be added
close to the output of the component that drives this line.
For applications where SNR is critical, the CNVST signal should
have very low jitter. This may be achieved by using a dedicated
oscillator for CNVST generation, or to clock CNVST with a
high frequency, low jitter clock, as shown in Figure 26.
BUSY
MODE
t2
t1
t3
t4
t5
t6
t7
t8
ACQUIRE
CONVERT
ACQUIRE
CONVERT
03033-0-026
CNVST
Figure 33. Basic Conversion Timing
t9
t8
RESET
DATA
BUSY
03033-
0-
027
CNVST
Figure 34. RESET Timing
t1
t3
t4
t11
BUSY
DATA
BUS
CS = RD = 0
t10
PREVIOUS CONVERSION DATA
NEW DATA
03033-
0-
028
CNVST
Figure 35. Master Parallel Data Timing for Reading (Continuous Read)
相關(guān)PDF資料
PDF描述
LTC2391CLX-16#PBF IC ADC 16BIT SER/PAR 250K 48LQFP
NE570DG IC COMPANDOR DUAL GAIN 16-SOIC
MS27473E10A35PB CONN PLUG 13POS STRAIGHT W/PINS
LTC2391CUK-16#PBF IC ADC 16BIT SER/PAR 250K 48QFN
LTC1418IG#TR IC A/D CONV 14BIT SRL&PAR 28SSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7663 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit 1 MSPS SAR Unipolar ADC with Ref
AD7663ACP 制造商:Analog Devices 功能描述:ADC Single SAR 250ksps 16-bit Parallel/Serial 48-Pin LFCSP EP
AD7663ACPRL 制造商:Analog Devices 功能描述:ADC Single SAR 250ksps 16-bit Parallel/Serial 48-Pin LFCSP EP T/R
AD7663ACPZ 功能描述:IC ADC 16BIT CMOS 5V 48LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端,雙極
AD7663ACPZRL 功能描述:IC ADC 16BIT CMOS 5V 48LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端,單極;1 個單端,雙極