參數(shù)資料
型號: AD7484BSTZ
廠商: Analog Devices Inc
文件頁數(shù): 9/20頁
文件大?。?/td> 0K
描述: IC ADC 14BIT SAR 3MSPS 48-LQFP
標準包裝: 1
位數(shù): 14
采樣率(每秒): 3M
數(shù)據(jù)接口: 并聯(lián)
轉換器數(shù)目: 1
功率耗散(最大): 90mW
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 48-LQFP
供應商設備封裝: 48-LQFP(7x7)
包裝: 托盤
輸入數(shù)目和類型: 1 個單端,單極
產品目錄頁面: 778 (CN2011-ZH PDF)
配用: EVAL-AD7484CBZ-ND - BOARD EVALUATION FOR AD7484
AD7484
Rev. C | Page 17 of 20
BOARD LAYOUT AND GROUNDING
For optimum performance from the AD7484, it is recommended
that a PCB with a minimum of three layers be used. One of
these layers, preferably the middle layer, should be as complete a
ground plane as possible to give the best shielding. The board
should be designed in such a way that the analog and digital
circuitry is separated and confined to certain areas of the board.
This practice, along with not running digital and analog lines close
together, helps to avoid coupling digital noise onto analog lines.
The power supply lines to the AD7484 are to be approximately
3 mm wide to provide low impedance paths and reduce the effects
of glitches on the power supply lines. It is vital that good decoupling
also be present. A combination of ferrites and decoupling capa-
citors should be used, as shown in Figure 23.The decoupling
capacitors are to be as close to the supply pins as possible. This
is made easier by the use of multilayer boards. The signal traces
from the AD7484 pins can be run on the top layer, while the
decoupling capacitors and ferrites can be mounted on the bottom
layer where the power traces exist. The ground plane between
the top and bottom planes provides excellent shielding.
Figure 24 to Figure 28 show a sample layout of the board area
immediately surrounding the AD7484. Pin 1 is the bottom left
corner of the device. The black area in each figure indicates the
ground plane present on the middle layer. Figure 24 shows the
top layer where the AD7484 is mounted with vias to the bottom
routing layer highlighted. Figure 25 shows the bottom layer
silkscreen where the decoupling components are soldered
directly beneath the device. Figure 26 shows the top and bottom
routing layers overlaid. Figure 27 shows the bottom layer where
the power routing is with the same vias highlighted. Figure 28
shows the silkscreen overlaid on the solder pads for the
decoupling components, which are C1 to C6: 100 nF, C7 to C8:
470 nF, C9: 1 nF, and L1 to L4: Meggit-Sigma Chip Ferrite
Beads (BMB2A0600RS2).
02
64
2-
0
24
Figure 24. Top Layer Routing
02
64
2-
0
26
Figure 25. Bottom Layer Silkscreen
02
64
2-
0
28
Figure 26. Top and Bottom Routing Layers
02
64
2-
02
5
Figure 27. Bottom Layer Routing
0
26
42
-02
7
Figure 28. Silkscreen and Bottom Layer Routing
相關PDF資料
PDF描述
AD7485BSTZ IC ADC 14BIT SAR 1MSPS 48-LQFP
AD7490BRU-REEL IC ADC 12BIT 16CH 28-TSSOP T/R
AD7492ARZ-5 IC ADC 12BIT REF/CLOCK 24SOIC
AD7495BRM IC ADC 12BIT SRL LP W/REF 8MSOP
AD75004KP IC DAC 12BIT QUAD W/BUFF 28-PLCC
相關代理商/技術參數(shù)
參數(shù)描述
AD7484BSTZ 制造商:Analog Devices 功能描述:IC 14-BIT ADC
AD7485 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:1 MSPS, Serial 14-Bit SAR ADC
AD7485BST 制造商:Analog Devices 功能描述:ADC Single SAR 1Msps 14-bit Serial 48-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:14 BIT, 1MSPS, SERIAL ADC I.C. - Tape and Reel 制造商:Analog Devices 功能描述:14BIT SERIAL ADC SMD 7485 LQFP48
AD7485BSTZ 功能描述:IC ADC 14BIT SAR 1MSPS 48-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端,單極;1 個單端,雙極
AD7490 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Channel, 1 MSPS, 12-Bit ADC with Sequencer in 28-Lead TSSOP