- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1981 > AD7484BSTZ (Analog Devices Inc)IC ADC 14BIT SAR 3MSPS 48-LQFP PDF資料下載
參數(shù)資料
| 型號： | AD7484BSTZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 6/20頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 14BIT SAR 3MSPS 48-LQFP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 14 |
| 采樣率（每秒）： | 3M |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 90mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-LQFP |
| 供應(yīng)商設(shè)備封裝： | 48-LQFP（7x7） |
| 包裝： | 托盤 |
| 輸入數(shù)目和類型： | 1 個單端，單極 |
| 產(chǎn)品目錄頁面： | 778 (CN2011-ZH PDF) |
| 配用： | EVAL-AD7484CBZ-ND - BOARD EVALUATION FOR AD7484 |
AD7484
Rev. C | Page 14 of 20
Figure 18 shows the AD7484 conversion sequence when the
part is put into nap mode after each conversion.
600ns
NAP
300ns
1400ns
2s
CONVST
BUSY
02642-
018
Figure 18. Nap Mode Power Dissipation
Figure 19 and Figure 20 show a typical graphical representation
of power vs. throughput for the AD7484 when in normal mode
and nap mode, respectively.
THROUGHPUT (kSPS)
60
0
3000
PO
W
ER
(m
W
)
500
1000
1500
2000
2500
65
70
75
80
85
90
02642-
019
Figure 19. Normal Mode, Power vs. Throughput
THROUGHPUT (kSPS)
0
2000
250
PO
W
ER
(m
W
)
750
1250
1500
1750
10
500
1000
20
30
40
50
60
70
80
90
02642-
020
Figure 20. Nap Mode, Power vs. Throughput
In standby mode, all internal circuitry is powered down and the
power consumption of the AD7484 is reduced to 10 W. The
power-up time necessary before a conversion can be initiated is
longer because more of the internal circuitry has been powered
down. In using the internal reference of the AD7484, the ADC
must be brought out of standby mode 500 ms before a conversion is
initiated. Initiating a conversion before the required power-up time
has elapsed results in incorrect conversion data. If an external
reference source is used and kept powered up while the AD7484 is
in standby mode, the power-up time required is reduced to 80 s.
OFFSET/OVERRANGE
The AD7484 provides a ±8% overrange capability as well as a
programmable offset register. The overrange capability is achieved
by the use of a 15th bit (D14) and the CLIP input. If the CLIP input
is at logic high and the contents of the offset register are 0, then the
AD7484 operates as a normal 14-bit ADC. If the input voltage is
greater than the full-scale voltage, the data output from the ADC is
all 1s. Similarly, if the input voltage is lower than the zero-scale
voltage, the data output from the ADC is all 0s. In this case, D14
acts as an overrange indicator. It is set to 1 if the analog input
voltage is outside the nominal 0 V to 2.5 V range.
The default contents of the offset register are 0. If the offset reg-
ister contains any value other than 0, the contents of the register
are added to the SAR result at the end of conversion. This has the
effect of shifting the transfer function of the ADC as shown in
Figure 21 and Figure 22. However, it should be noted that with
the CLIP input set to logic high, the maximum and minimum
codes that the AD7484 can output are 0x3FFF and 0x0000,
respectively. Further details are given in Table 5 and Table 6.
Figure 21 shows the effect of writing a positive value to the
offset register. For example, if the contents of the offset register
contained the value 1024, then the value of the analog input
voltage for which the ADC transitions from reading all 0s to
000…001 (the bottom reference point) is
0.5 LSB (1024 LSB) = 156.326 mV
The analog input voltage for which the ADC reads full-scale
(0x3FFF) in this example is
2.5 – 1.5 LSB – (1024 LSB) = 2.34352 V
ANALOG INPUT
0V
1LSB = VREF/16384
0.
5L
S
B
–
OFFS
E
T
000...000
ADC
CO
DE
111...111
000...001
000...010
111...110
111...000
011...111
+VREF – 1.5LSB
–OFFSET
02642-
021
Figure 21. Transfer Characteristic with Positive Offset
The effect of writing a negative value to the offset register is
shown in Figure 22. If a value of 512 is written to the offset
register, the bottom end reference point occurs at
0.5 LSB – (512 LSB) = 78.20 mW
Following this, the analog input voltage needed to produce a
full-scale (0x3FFF) result from the ADC is
2.5 V – 1.5 LSB – (512 LSB) = 2.5779 V
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7485BSTZ | IC ADC 14BIT SAR 1MSPS 48-LQFP |
| AD7490BRU-REEL | IC ADC 12BIT 16CH 28-TSSOP T/R |
| AD7492ARZ-5 | IC ADC 12BIT REF/CLOCK 24SOIC |
| AD7495BRM | IC ADC 12BIT SRL LP W/REF 8MSOP |
| AD75004KP | IC DAC 12BIT QUAD W/BUFF 28-PLCC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7484BSTZ | 制造商:Analog Devices 功能描述:IC 14-BIT ADC |
| AD7485 | 制造商:AMICC 制造商全稱:AMIC Technology 功能描述:1 MSPS, Serial 14-Bit SAR ADC |
| AD7485BST | 制造商:Analog Devices 功能描述:ADC Single SAR 1Msps 14-bit Serial 48-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:14 BIT, 1MSPS, SERIAL ADC I.C. - Tape and Reel 制造商:Analog Devices 功能描述:14BIT SERIAL ADC SMD 7485 LQFP48 |
| AD7485BSTZ | 功能描述:IC ADC 14BIT SAR 1MSPS 48-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
| AD7490 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Channel, 1 MSPS, 12-Bit ADC with Sequencer in 28-Lead TSSOP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。