- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10753 > AD73360ASUZ (Analog Devices Inc)IC ANALOG FRONT END 6CH 44-TQFP PDF資料下載
參數(shù)資料
| 型號： | AD73360ASUZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 18/35頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ANALOG FRONT END 6CH 44-TQFP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 16 |
| 通道數(shù)： | 6 |
| 功率（瓦特）： | 80mW |
| 電壓 - 電源，模擬： | 2.7 V ~ 3.3 V |
| 電壓 - 電源，數(shù)字： | 2.7 V ~ 3.3 V |
| 封裝/外殼： | 44-TQFP |
| 供應(yīng)商設(shè)備封裝： | 44-TQFP（10x10） |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當(dāng)前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁
REV. A
AD73360
–25–
Figure 23 shows a comparison of SNR results achieved by vary-
ing either the Decimation Rate Setting or the DMCLK Rate
Settings.
SAMPLING FREQUENCY – kHz
8
SNR
–
dBs
71
REDUCED
DMCLK
DMCLK = MCLK
72
73
74
75
76
77
78
79
80
81
16
24
32
40
48
56
64
Figure 23. Comparison of DMCLK and Decimation Rate
Settings
Encoder Group Delay
The AD73360 implementation offers a very low level of group
delay, which is given by the following relationship:
Group Delay (Decimator) = Order
× ((M–1)/2) × Tdec
where:
Order is the order of the decimator (= 3),
M is the decimation factor (= 32) and
Tdec is the decimation sample interval (= 1/2.048e6)
=> Group Delay (Decimator) = 3
× (32–1)/2 × (1/2.048e6)
= 22.7
s
If final filtering is implemented in the DSP, the final filter’s
group delay must be taken into account when calculating overall
group delay.
DESIGN CONSIDERATIONS
Analog Inputs
The AD73360 features six signal conditioning inputs. Each
signal conditioning block allows the AD73360 to be used with
either a single-ended or differential signal. The applied signal
can also be inverted internally by the AD73360 if required. The
analog input signal to the AD73360 can be dc-coupled, pro-
vided that the dc bias level of the input signal is the same as the
internal reference level (REFOUT). Figure 24 shows the recom-
mended differential input circuit for the AD73360. The circuit
of Figure 24 implements first-order low-pass filters with a 3 dB
VIN
TO INPUT BIAS
CIRCUITRY
VINPx
VINNx
REFOUT
REFCAP
VOLTAGE
REFERENCE
0.047 F
100
0.1 F
Figure 24. Example Circuit for Differential Input
(DC Coupling)
point at 34 kHz; these are the only filters that must be imple-
mented external to the AD73360 to prevent aliasing of the
sampled signal. Since the ADC uses a highly oversampled ap-
proach that transfers the bulk of the antialiasing filtering into the
digital domain, the off-chip antialiasing filter need only be of a
low order. It is recommended that for optimum performance the
capacitors used for the antialiasing filter be of high quality di-
electric (NPO).
The AD73360’s on-chip 38 dB preamplifier can be enabled
when there is not enough gain in the input circuit; the preampli-
fier is configured by bits IGS0–2 of CRD. The total gain must
be configured to ensure that a full-scale input signal produces a
signal level at the input to the sigma-delta modulator of the
ADC that does not exceed the maximum input range.
The dc biasing of the analog input signal is accomplished with
an on-chip voltage reference. If the input signal is not biased at
the internal reference level (via REFOUT), then it must be
ac-coupled with external coupling capacitors. CIN should be
0.1
F or larger. The dc biasing of the input can then be accom-
plished using resistors to REFOUT as in Figure 25.
VIN
TO INPUT BIAS
CIRCUITRY
VINPx
VINNx
REFOUT
REFCAP
VOLTAGE
REFERENCE
0.047 F
100
CIN
10k
0.047 F
0.1 F
Figure 25. Example Circuit for Differential Input
(AC Coupling)
Figures 26 and 27 detail ac- and dc-coupled input circuits for
single-ended operation respectively.
VIN
VINPx
VINNx
REFOUT
REFCAP
VOLTAGE
REFERENCE
100
CIN
10k
0.047 F
0.1 F
Figure 26. Example Circuit for Single-Ended Input
(AC Coupling)
VIN
VINPx
VINNx
REFOUT
REFCAP
VOLTAGE
REFERENCE
100
0.047 F
0.1 F
Figure 27. Example Circuit for Single-Ended Input
(DC Coupling)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX9026EBT+T | IC COMPARATOR BTR 6-UCSP |
| V300C2M50BL2 | CONVERTER MOD DC/DC 2V 50W |
| AD9920ABBCZ | IC PROCESSOR CCD 12BIT 105CSPBGA |
| AD73322LARUZ | IC PROCESSOR FRONTEND DL 28TSSOP |
| V300C2M50BL | CONVERTER MOD DC/DC 2V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD73360ASUZ-REEL | 功能描述:IC ANALOG FRONT END 6CH 44-TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN（5x5） 包裝:帶卷 (TR) |
| AD73360EZEVAL | 制造商:AD 功能描述:73360 ANALOG DEVICE S7L3A |
| AD73360EZ-EVAL | 制造商:AD 功能描述:73360 ANALOG DEVICE S7L3A |
| AD73360L | 制造商:AD 制造商全稱:Analog Devices 功能描述:Six-Input Channel Analog Front End |
| AD73360LAR | 制造商:Analog Devices 功能描述:AFE General Purpose 6ADC 16-Bit 3.3V 28-Pin SOIC W 制造商:Analog Devices 功能描述:IC 16-BIT ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。