- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10747 > AD73311LARUZ-RL7 (Analog Devices Inc)IC PROCESSOR FRONT END LP 20SSOP PDF資料下載
參數(shù)資料
| 型號： | AD73311LARUZ-RL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 31/36頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC PROCESSOR FRONT END LP 20SSOP |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 位數(shù)： | 16 |
| 通道數(shù)： | 2 |
| 功率（瓦特）： | 50mW |
| 電壓 - 電源，模擬： | 3V |
| 電壓 - 電源，數(shù)字： | 3V |
| 封裝/外殼： | 20-SSOP（0.209"，5.30mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 20-SSOP |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁當(dāng)前第31頁第32頁第33頁第34頁第35頁第36頁
(AVDD = +5 V
10%; DVDD = +5 V
10%; DGND = AGND = 0 V, fMCLK = 16.384 MHz,
FS = 64 kHz; TA = TMIN to TMAX, unless otherwise noted)
AD73311A
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
REFERENCE
REFCAP
Absolute Voltage, VREFCAP
1.2
V
5VEN = 0
2.4
V
5VEN = 1
REFCAP TC
50
ppm/
°C 0.1 F Capacitor Required from
REFOUT
REFCAP to AGND2
Typical Output Impedance
68
Absolute Voltage, VREFOUT
1.2
V
5VEN = 0, Unloaded
2.4
V
5VEN = 1, Unloaded
Minimum Load Resistance
2
k
5VEN = 1
Maximum Load Capacitance
100
pF
ADC SPECIFICATIONS
Maximum Input Range at VIN
2, 3
3.156
V p-p
5VEN = 1, Measured Differentially
3.17
dBm
Nominal Reference Level at VIN
2.1908
V p-p
5VEN = 1, Measured Differentially
(0 dBm0)
0
dBm
Absolute Gain
PGA = 0 dB
0.1
dB
1.0 kHz, 0 dBm0
PGA = 38 dB
–0.5
dB
1.0 kHz, 0 dBm0
Gain Tracking Error
±0.1
dB
1.0 kHz, +3 dBm0 to –50 dBm0
Signal to (Noise + Distortion)
Refer to Figure 5
PGA = 0 dB
76
dB
300 Hz to 3.4 kHz Frequency Range
59
dB
0 Hz to 32 kHz Frequency Range
PGA = 38 dB
71
dB
300 Hz to 3.4 kHz Frequency Range
57
dB
0 Hz to 32 kHz Frequency Range
Total Harmonic Distortion
PGA = 0 dB
–76
dB
PGA = 38 dB
–69
dB
Intermodulation Distortion
–69
dB
PGA = 0 dB
Idle Channel Noise
–67
dBm0
PGA = 0 dB
Crosstalk
–80
dB
ADC Input Signal Level: 1.0 kHz, 0 dBm0
DAC Input at Idle
DC Offset
+20
mV
PGA = 0 dB
Power Supply Rejection
–55
dB
Input Signal Level at AVDD and DVDD
Pins 1.0 kHz, 100 mV p-p Sine Wave
Group Delay
4, 5
25
s
64 kHz Output Sample Rate
Input Resistance at VIN
2, 4
25
k
6
DMCLK = 16.384 MHz
DAC SPECIFICATIONS
Maximum Voltage Output Swing
2
Single Ended
3.156
V p-p
5VEN = 1, PGA = 6 dB
3.17
dBm
Differential
6.312
V p-p
5VEN = 1, PGA = 6 dB
9.19
dBm
Nominal Voltage Output Swing (0 dBm0)
Single-Ended
2.1908
V p-p
5VEN = 1, PGA = 6 dB
0
dBm
Differential
4.3918
V p-p
5VEN = 1, PGA = 6 dB
6.02
dBm
Output Bias Voltage
VREFOUT
V typ
5VEN = 1, REFOUT Unloaded
Absolute Gain
±0.4
dB
1.0 kHz, 0 dBm0
Gain Tracking Error
±0.1
dB
1.0 kHz, +3 dBm0 to –50 dBm0
Signal to (Noise + Distortion)
Refer to Figure 5
PGA = 0 dB
66
dB
300 Hz to 3.4 kHz Frequency Range
64
dB
0 Hz to 32 kHz Frequency Range
PGA = 6 dB
66
dB
300 Hz to 3.4 kHz Frequency Range
64
dB
0 Hz to 32 kHz Frequency Range
Total Harmonic Distortion
PGA = 0 dB
–62.5
dB
PGA = 6 dB
–62.5
dB
Intermodulation Distortion
–60
dB
PGA = 0
Idle Channel Noise
–75
dBm0
PGA = 0
Crosstalk
–80
dB
ADC Input Signal Level: AGND; DAC
Output Signal Level: 1.0 kHz, 0 dBm0
AD73311–SPECIFICATIONS1
–4–
REV. B
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD73311LARSZ-REEL | IC PROCESSOR FRONT END LP 20SSOP |
| AD73311LARUZ-RL | IC PROCESSOR FRONT END LP 20SSOP |
| MAX9077EKA+T | IC COMPARATOR DUAL SOT23-8 |
| MAX917EUK+T | IC COMPARATOR BTR SOT23-5 |
| VI-230-IW | CONVERTER MOD DC/DC 5V 100W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD73311LARZ | 制造商:Analog Devices 功能描述:Audio Codec 1ADC / 1DAC 16-Bit 20-Pin SOIC W |
| AD73322 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Low Cost, Low Power CMOS General-Purpose Dual Analog Front End |
| AD73322AR | 制造商:Analog Devices 功能描述:IC AUDIO CODEC |
| AD73322AR-REEL | 制造商:Analog Devices 功能描述:Audio Codec 2ADC / 2DAC 16-Bit 28-Pin SOIC W T/R |
| AD73322AR-REEL7 | 制造商:Analog Devices 功能描述:Audio Codec 2ADC / 2DAC 16-Bit 28-Pin SOIC W T/R |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。