參數(shù)資料
型號: AD7195BCPZ-RL
廠商: Analog Devices Inc
文件頁數(shù): 30/45頁
文件大?。?/td> 0K
描述: IC AFE 24BIT 4.8K 32LFSP
設計資源: Precision Weigh Scale Design Using AD7195 with Internal PGA and AC Excitation (CN0155)
標準包裝: 5,000
位數(shù): 24
通道數(shù): 4
電壓 - 電源,模擬: 4.75 V ~ 5.25 V
電壓 - 電源,數(shù)字: 2.7 V ~ 5.25 V
封裝/外殼: 32-WFQFN 裸露焊盤,CSP
供應商設備封裝: 32-LFCSP-WQ(5x5)
包裝: 帶卷 (TR)
AD7195
Rev. 0 | Page 35 of 44
When the analog input is constant or a channel change occurs,
valid conversions are available at a constant output data rate.
When conversions are being performed on a single channel and
a step change occurs on the analog input, the ADC continues to
output fully settled conversions if the step change is synchronized
with the conversion process. If the step change is asynchronous,
one conversion is output from the ADC, which is not completely
settled (see Figure 27).
ANALOG
INPUT
ADC
OUTPUT
FULLY
SETTLED
1/
fADC
08
77
1-
0
40
Figure 27. Sinc4 Zero Latency Operation
Table 30 shows examples of output data rate and the corres-
ponding FS values.
Table 30. Examples of Output Data Rates and the
Corresponding Settling Time (Zero Latency)
FS[9:0]
Output Data Rate (Hz)
Settling Time (ms)
480
2.5
400
96
12.5
80
15
66.6
Sinc4 50 Hz/60 Hz Rejection
Figure 28 shows the frequency response of the sinc4 filter when
FS[9:0] is set to 96 and the master clock is 4.92 MHz. With zero
latency disabled, the output data rate is equal to 50 Hz. With
zero latency enabled, the output data rate is 12.5 Hz. The sinc4
filter provides 50 Hz (±1 Hz) rejection in excess of 120 dB
minimum, assuming a stable master clock.
–120
–110
–100
–90
–80
–70
–60
–50
–40
–30
–20
–10
0
25
50
75
100
125
150
FREQUENCY (Hz)
F
IL
T
E
R
GA
IN
(
d
B
)
08
77
1-
0
41
Figure 28. Sinc4 Filter Response (FS[9:0] = 96)
Figure 29 shows the frequency response when FS[9:0] is
programmed to 80 and the master clock is equal to 4.92 MHz.
The output data rate is 60 Hz when zero latency is disabled and
15 Hz when zero latency is enabled. The sinc4 filter provides
60 Hz (±1 Hz) rejection of 120 dB minimum, assuming a stable
master clock.
–120
–110
–100
–90
–80
–70
–60
–50
–40
–30
–20
–10
0
30
60
90
120
150
FREQUENCY (Hz)
F
IL
T
E
R
GA
IN
(
d
B
)
08
77
1-
04
2
Figure 29. Sinc4 Filter Response (FS[9:0] = 80)
Simultaneous 50 Hz and 60 Hz rejection is obtained when
FS[9:0] is programmed to 480 and the master clock equals
4.92 MHz. The output data rate is 10 Hz when zero latency is
disabled and 2.5 Hz when zero latency is enabled. The sinc4
filter provides 50 Hz (±1 Hz) and 60 Hz (±1 Hz) rejection of
120 dB minimum, assuming a stable master clock.
–120
–110
–100
–90
–80
–70
–60
–50
–40
–30
–20
–10
0
30
60
90
120
150
FREQUENCY (Hz)
FI
L
T
E
R
GA
IN
(
d
B
)
08
77
1-
0
43
Figure 30. Sinc4 Filter Response (FS[9:0] = 480)
Simultaneous 50 Hz/60 Hz rejection can also be achieved using
the REJ60 bit in the mode register. When FS[9:0] is set to 96
and REJ60 is set to 1, notches are placed at 50 Hz and 60 Hz.
相關PDF資料
PDF描述
MAX989EUA+ IC COMPARATOR R-R 8-UMAX
VE-JN3-MY-F3 CONVERTER MOD DC/DC 24V 50W
VE-JN3-MY-F2 CONVERTER MOD DC/DC 24V 50W
MAX989ESA+ IC COMPARATOR R-R 8-SOIC
XRD9818ACG-F IC 16B CCD/CIS SIG PROC 28TSSOP
相關代理商/技術參數(shù)
參數(shù)描述
AD7195BCPZ-RL7 功能描述:IC AFE 24BIT 4.8K 32LFSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率(瓦特):- 電壓 - 電源,模擬:3 V ~ 3.6 V 電壓 - 電源,數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應商設備封裝:32-QFN(5x5) 包裝:帶卷 (TR)
AD71L 制造商:Johnson Components 功能描述:ADAPT - Bulk
AD72 制造商:Distributed By MCM 功能描述:REFRIGERATR DOOR GASKET DIRECT
AD720 制造商:AD 制造商全稱:Analog Devices 功能描述:RGB to NTSC/PAL Encoders
AD720-00E 功能描述:SENSOR MAG SW 28G STANDRD 8-MSOP 制造商:nve corp/sensor products 系列:AD 包裝:管件 零件狀態(tài):有效 功能:全極開關 技術:霍爾效應 極化:任意一種 感應范圍:±3.4mT 跳閘,±1.4mT 釋放 測試條件:-40°C ~ 125°C 電壓 - 電源:4.5 V ~ 30 V 電流 - 電源(最大值):4.5mA 電流 - 輸出(最大值):20mA 輸出類型:開路集電極 特性:- 工作溫度:-40°C ~ 125°C(TA) 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應商器件封裝:8-MSOP 標準包裝:1,000