- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1979 > AD6600ASTZ (Analog Devices Inc)IC ADC DUAL W/RSSI 44-LQFP PDF資料下載
| 型號： | AD6600ASTZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 19/24頁 |
| 文件大小： | 0K |
| 描述： | IC ADC DUAL W/RSSI 44-LQFP |
| 標準包裝： | 1 |
| 位數(shù)： | 11 |
| 采樣率（每秒）： | 20M |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉換器數(shù)目： | 1 |
| 功率耗散（最大）： | 976mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-LQFP |
| 供應商設備封裝： | 44-LQFP（10x10） |
| 包裝： | 托盤 |
| 輸入數(shù)目和類型： | 2 個差分，雙極 |
REV. 0
–4–
AD6600–SPECIFICATIONS
TIMING REQUIREMENTS AND SWITCHING SPECIFICATIONS
1, 2
(AVCC = 5 V, DVCC = 3.3 V; ENC and
ENC = 20 MSPS, Duty Cycle = 50%; T
MIN = –40 C, TMAX = +85 C unless otherwise noted.)
Test
AD6600AST
Parameter
Name
Temp
Level
Min
Typ
Max
Unit
ENCODE/CLK2
×
Encode Rising to CLK2
× Falling3
tCF
Full
IV
6.5
8.0
9.5
ns
Encode Rising to CLK2
× Rising4
tCR
Full
IV
tCF + (tENCH)/2
ns
@ Encode = 13 MSPS, 50% Duty Cycle
Full
IV
25.7
27.2
28.7
ns
@ Encode = 20 MSPS, 50% Duty Cycle
Full
IV
19.0
20.5
22.0
ns
CLK2
×/DATA (D10:0, RSSI2:0)5
CLK2
× to DATA Rising Low Delay3
t2×_DRL
Full
IV
3.0
6.5
ns
CLK2
× to DATA Hold Time3
tH_D2×
Full
IV
3.0
6.5
ns
CLK2
× to DATA Falling Low3, 6
t2×_DFL
25
°C
IV
10.0
15.0
20.0
ns
Full
IV
11.0
15.5
22.0
ns
CLK2
× to DATA Setup Time4
tS_D2×
Full
IV
tENCH – t2×_DFL
ns
@ Encode = 13 MSPS, 50% Duty Cycle
Full
IV
16.5
23.0
ns
@ Encode = 20 MSPS, 50% Duty Cycle
6
25
°C
IV
5.0
10.0
ns
Full
IV
3.0
9.5
ns
CLK2
×/AB_OUT5
CLK2
× to AB_OUT Rising Low Delay3
t2×_ARL
Full
IV
7.0
11.0
ns
CLK2
× to AB_OUT Hold Time3
tH_A2×
Full
IV
7.0
11.0
ns
CLK2
× to AB_OUT Falling Low Delay3, 6
t2×_AFL
25
°C
IV
12.0
18.0
23.0
ns
Full
IV
10.7
19.0
26.0
ns
CLK2
× to AB_OUT Setup Time4
tS_A2×
Full
IV
tENCH – t2×_AFL
ns
@ Encode = 13 MSPS, 50% Duty Cycle
Full
IV
12.5
19.5
ns
@ Encode = 20 MSPS, 50% Duty Cycle6
25
°C
IV
2.0
7.0
ns
Full
IV
–1.0
6.0
ns
ENCODE/DATA (D10:0, RSSI2:0)
ENCODE to DATA Rising Low Delay
4
tEN_DRL
Full
IV
tCR + t2×_DRL
ns
ENCODE to DATA Hold Time
4
tH_DEN
Full
IV
tEN_DRL
ns
@ Encode = 13 MSPS, 50% Duty Cycle
Full
IV
28.7
33.7
ns
@ Encode = 20 MSPS, 50% Duty Cycle
Full
IV
22.0
27.0
ns
ENCODE to DATA Falling Low Delay
4
tEN_DFL
Full
IV
tCR + t2×_DFL
ns
ENCODE to DATA Delay (Setup)
4
tS_DEN
Full
IV
tENC – tEN_DFL
ns
@ Encode = 13 MSPS, 50% Duty Cycle
Full
IV
26.2
34.2
ns
@ Encode = 20 MSPS, 50% Duty Cycle
6
25
°C
IV
8.0
14.5
ns
Full
IV
6.0
14.0
ns
ENCODE/AB_OUT
ENCODE to AB_OUT Rising Low Delay
4
tEN_ARL
Full
IV
tCR + t2×_ARL
ns
ENCODE to AB_OUT Delay (Hold)
4
tH_AEN
Full
IV
tEN_ARL
ns
@ Encode = 13 MSPS, 50% Duty Cycle
Full
IV
32.7
38.2
ns
@ Encode = 20 MSPS, 50% Duty Cycle
Full
IV
26.0
31.5
ns
ENCODE to AB_OUT Falling Low Delay
4
tEN_AFL
Full
IV
tCR + t2×_AFL
ns
ENCODE to AB_OUT Delay (Setup)
4
tS_AEN
Full
IV
tENC – tEN_AFL
ns
@ Encode = 13 MSPS, 50% Duty Cycle
Full
IV
22.2
30.7
ns
@ Encode = 20 MSPS, 50% Duty Cycle
6
25
°C
IV
5.0
11.5
ns
Full
IV
2.0
10.5
ns
NOTES
1See AD6600 Timing Diagrams.
2All switching specifications tested by driving ENC and
ENC differentially.
3This specification IS NOT a function of Encode period and duty cycle.
4This specification IS a function of Encode period and duty cycle.
5CLK2
× referenced to 2.0 V crossing; digital output levels referenced to 0.8 V and 2.0 V crossings; all outputs with 10 pF load.
6For these particular specifications, the 25
°C specification is valid from 25°C to 85°C. The Full temperature specification includes cold temperature extreme and
covers the entire range, –40
°C to +85°C.
Specifications subject to change without notice.
相關PDF資料 |
PDF描述 |
|---|---|
| AD6644ASTZ-65 | IC ADC 14BIT 65MSPS CMOS 52-LQFP |
| AD6645ASVZ-105 | IC ADC 14BIT 105MSPS 52TQFP |
| AD6654BBC | IC ADC 14BIT W/6CH RSP 256CSPBGA |
| AD670KNZ | IC ADC 8BIT SGNL COND 20DIP |
| AD673JNZ | IC ADC 8BIT REF/CLK/COMP 20DIP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD6600ASTZ-REEL | 功能描述:IC ADC DUAL W/RSSI 44-LQFP T/R RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應商設備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| AD6600PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Channel, Gain-Ranging ADC with RSSI |
| AD-6600S | 制造商:BOTHHAND 制造商全稱:Bothhand USA, LP. 功能描述:ADSL TRANSFORMER |
| AD6600ST | 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual Channel, Gain-Ranging ADC with RSSI |
| AD6600ST/PCB | 制造商:Analog Devices 功能描述:Evaluation Board For Dual Channel, Gain-Ranging ADC With RSSI 制造商:Analog Devices 功能描述:DUAL CH, GAIN-RANGING ADC W/ RSSI - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。