- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄1979 > AD6600ASTZ (Analog Devices Inc)IC ADC DUAL W/RSSI 44-LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD6600ASTZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 13/24頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC DUAL W/RSSI 44-LQFP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 11 |
| 采樣率（每秒）： | 20M |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 976mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 44-LQFP |
| 供應(yīng)商設(shè)備封裝： | 44-LQFP（10x10） |
| 包裝： | 托盤(pán) |
| 輸入數(shù)目和類(lèi)型： | 2 個(gè)差分，雙極 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)當(dāng)前第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)
REV. 0
AD6600
–20–
The layout of the Encode circuit is equally critical. Any noise
received on this circuitry will result in corruption in the digitiza-
tion process and lower overall performance. The Encode clock
must be isolated from the digital outputs and the analog inputs.
Evaluation Board
The evaluation board for the AD6600 is straightforward, con-
taining all required circuitry for evaluating the device. The only
external connections required are power supplies, clock and the
analog inputs. The evaluation board includes the option for an
on-board, clock oscillator for encode.
Power to the analog supply pins of the AD6600 is connected via
the power terminal block (TB1). Power for the digital interface
is supplied via Pin 1 of J201, or the VDD e-hole located adja-
cent to J201. The VDD supply can vary between 3.3 V to 5.0 V
and sets the level for the output digital data (J201). The J201
connector mates directly with the AD6620 (Receive Signal
Processor) evaluation board, Part # AD6620S/PCB, allowing
complete evaluation of system performance.
The two analog inputs are connected via SMA connectors
AIN and BIN, which are transformer-coupled to the AD6600
inputs. The transformers have a turns-ratio of 1:4 to match
the input resistance of the AD6600 (200
) to 50 at the
SMA connectors.
The Encode signal may be generated using an on-board crystal
oscillator, U100. If an on-board crystal is used, R104 must be
removed from the board to prevent loading of the oscillator’s
output. The on-board oscillator may be replaced by an external
encode source via the SMA connector labeled ENCODE. If an
external source is used, it must be a high quality and very low
phase noise source. The high IF range of the AD6600 (70 MHz
–250 MHz) demands that the Encode clock be sufficiently pure
to maintain performance.
The AD6600 output data is latched using 74LCX574 (U201,
U202) latches. The clock for these latches is determined by
jumper selection on header J1. The clock can be a delayed ver-
sion of the encode clock (CLKA, CLKB), or the CLK2
× gener-
ated by the AD6600. A clock is also distributed with the output
data (J201) that is labeled CLKX (Pin 11, J201). The CLK
× is
selected with jumpers on header J1 and can be CLKA, CLKB,
or CLK2
×.
The resonant LC filter components (SEL2, C2 and C3) are
omitted. The user must install proper values based on the IF
chosen. See Understanding the External Analog Filter section of
the data sheet for guidelines on selecting these components.
Table VI. AD6600ST/PCB Bill of Material
Item
Quantity
Reference
Description
1
3
AIN, BIN, ENCODE
SMA Connector
2
14
C1, C102–108, C114, C117–118,
Ceramic Chip Capacitor 1206, 0.1
F
C120–121, C299
3
2
C100–101
Tantalum Chip Capacitor, 10
F
4
1
C111
Ceramic Chip Capacitor 0805, 0.1
F
54C112–C113, C115–116
Ceramic Chip Capacitor 0508, 0.1
F
6
2
CR1–2
1N2810 Schottky Diode
7
1
DUT
AD6600AST
8
1
J1
20-Pin Double Row Male Header
9
1
J201
50-Pin Double Row Male Header, Right Angle
10
2
R1–2
Omitted
11
2
R100–R101
Surface Mount Resistor 1206, 10 k
12
1
R103
Surface Mount Resistor 1206, 100
13
1
R104
Surface Mount Resistor 1206, 50
14
2
R298–R299
Surface Mount Resistor 1206, 2 k
15
3
T1–T2, T4
Surface Mount Transformer Mini-Circuits T4–1T
16
1
TB1
PCTB2 Terminal Block
17
2
U201–U202
74LCX574 Octal Latch
18
1
U204
74LVQ00 Two Input NAND Gate
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD6644ASTZ-65 | IC ADC 14BIT 65MSPS CMOS 52-LQFP |
| AD6645ASVZ-105 | IC ADC 14BIT 105MSPS 52TQFP |
| AD6654BBC | IC ADC 14BIT W/6CH RSP 256CSPBGA |
| AD670KNZ | IC ADC 8BIT SGNL COND 20DIP |
| AD673JNZ | IC ADC 8BIT REF/CLK/COMP 20DIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD6600ASTZ-REEL | 功能描述:IC ADC DUAL W/RSSI 44-LQFP T/R RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類(lèi)型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類(lèi)型:1 個(gè)單端，雙極 |
| AD6600PCB | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Dual Channel, Gain-Ranging ADC with RSSI |
| AD-6600S | 制造商:BOTHHAND 制造商全稱(chēng):Bothhand USA, LP. 功能描述:ADSL TRANSFORMER |
| AD6600ST | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Dual Channel, Gain-Ranging ADC with RSSI |
| AD6600ST/PCB | 制造商:Analog Devices 功能描述:Evaluation Board For Dual Channel, Gain-Ranging ADC With RSSI 制造商:Analog Devices 功能描述:DUAL CH, GAIN-RANGING ADC W/ RSSI - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。