- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10784 > AD5821BCBZ-REEL (Analog Devices Inc)IC DAC 10BIT CURRENTSINK 9WLCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD5821BCBZ-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 13/17頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 10BIT CURRENTSINK 9WLCSP |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 產(chǎn)品變化通告： | AD5821 Obsolescence 06/Jan/2012 |
| 標(biāo)準(zhǔn)包裝： | 10,000 |
| 設(shè)置時(shí)間： | 250µs |
| 位數(shù)： | 10 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 單電源 |
| 功率耗散（最大）： | 20mW |
| 工作溫度： | -30°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 9-UFBGA，WLCSP |
| 供應(yīng)商設(shè)備封裝： | 9-WLCSP（1.52 x 1.69） |
| 包裝： | 帶卷 (TR) |
| 輸出數(shù)目和類型： | 1 電流，單極 |
| 采樣率（每秒）： | * |
| 配用： | EVAL-AD5821EBZ-ND - BOARD EVALUATION FOR AD5821 |
AD5821
Rev. 0 | Page 4 of 16
AC SPECIFICATIONS
VDD = 2.7 V to 5.5 V, AGND = DGND = 0 V, load resistance RL = 25 Ω connected to VDD, unless otherwise noted.
Table 2.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
Output Current Settling Time
250
μs
VDD = 3.6 V, RL = 25 Ω, LL = 680 μH, scale to scale change (0x100 to 0x300)
Slew Rate
0.3
mA/μs
Major Code Change Glitch Impulse
0.15
nA-s
1 LSB change around major carry
0.06
nA-s
1 Temperature range is as follows: B Version = 40°C to +85°C.
2 Guaranteed by design and characterization; not production tested.
3 See the
section.
Terminology
TIMING SPECIFICATIONS
VDD = 2.7 V to 3.6 V. All specifications TMIN to TMAX, unless otherwise noted.
Table 3.
B Version
Limit at TMIN, TMAX
Unit
Description
fSCL
400
kHz max
SCL clock frequency
t1
2.5
μs min
SCL cycle time
t2
0.6
μs min
tHIGH, SCL high time
t3
1.3
μs min
tLOW, SCL low time
t4
0.6
μs min
tHD, STA, start/repeated start condition hold time
t5
100
ns min
tSU, DAT, data setup time
0.9
μs max
tHD, DAT, data hold time
0
μs min
t7
0.6
μs min
tSU, STA, setup time for repeated start
t8
0.6
μs min
tSU, STO, stop condition setup time
t9
1.3
μs min
tBUF, bus free time between a stop condition and a start condition
t10
300
ns max
tR, rise time of both SCL and SDA when receiving
0
ns min
May be CMOS driven
t11
250
ns max
tF, fall time of SDA when receiving
300
ns max
tF, fall time of both SCL and SDA when transmitting
ns min
CB
400
pF max
Capacitive load for each bus line
1 Guaranteed by design and characterization; not production tested.
2 A master device must provide a hold time of at least 300 ns for the SDA signal (referred to the VINHMINof the SCL signal) to bridge the undefined region of the SCL falling edge.
3 CB is the total capacitance of one bus line in pF. tR and tF are measured between 0.3 VDD and 0.7 VDD.
Timing Diagram
05
95
0-
0
02
SDA
t9
SCL
t3
t10
t11
t4
t6
t2
t5
t7
t1
t8
START
CONDITION
REPEATED
START
CONDITION
STOP
CONDITION
Figure 2. 2-Wire Serial Interface Timing Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD5384BBCZ-3 | IC DAC 14BIT 40CH 5V 100-CSPBGA |
| VE-J0H-MY-S | CONVERTER MOD DC/DC 52V 50W |
| VI-B42-IV-S | CONVERTER MOD DC/DC 15V 150W |
| VI-2WW-IW-S | CONVERTER MOD DC/DC 5.5V 100W |
| VE-JTL-MY-S | CONVERTER MOD DC/DC 28V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5821BCBZ-REEL1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:120 mA, Current Sinking, 10-Bit, I2C DAC |
| AD5821BCBZ-REEL7 | 功能描述:IC DAC 10BIT CURRENTSINK 9WLCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時(shí)間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF) |
| AD5821BCBZ-REEL71 | 制造商:AD 制造商全稱:Analog Devices 功能描述:120 mA, Current Sinking, 10-Bit, I2C DAC |
| AD5821D-WAFER | 制造商:AD 制造商全稱:Analog Devices 功能描述:120 mA, Current Sinking, 10-Bit, I2C DAC |
| AD5821-WAFER | 制造商:AD 制造商全稱:Analog Devices 功能描述:120 mA, Current Sinking, 10-Bit, I2C DAC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。