參數資料
| 型號： | AD570JD |
| 廠商： | Analog Devices Inc |
| 文件頁數： | 5/8頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 8BIT MONO W/CLK 18-CDIP |
| 產品變化通告： | Redesign Change 26/Apr/2012 |
| 標準包裝： | 1 |
| 位數： | 8 |
| 采樣率（每秒）： | 40k |
| 數據接口： | 并聯 |
| 轉換器數目： | 1 |
| 功率耗散（最大）： | 800mW |
| 電壓電源： | 雙 ± |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 通孔 |
| 封裝/外殼： | 18-CDIP（0.300"，7.62mm） |
| 供應商設備封裝： | 18-CDIP |
| 包裝： | 管件 |
| 輸入數目和類型： | 1 個單端，單極；1 個單端，雙極 |
AD570
REV.
–5–
ZERO OFFSET
The apparent zero point of the AD570 can be adjusted by in-
serting an offset voltage between the analog common of the de-
vice and the actual signal return or signal common. Figure 7
illustrates two methods of providing this offset. Figure 7a shows
how the converter zero may be offset by up to
±3 bits to correct
the device initial offset and/or input signal offsets. As shown, the
circuit gives approximately symmetrical adjustment in unipolar
mode. In bipolar mode R2 should be omitted to obtain a sym-
metrical range.
Figure 7a.
Figure 7b.
Figure 8 shows the nominal transfer curve near zero for an
AD570 in unipolar mode. The code transitions are at the edges
of the nominal bit weights. In some applications it will be pref-
erable to offset the code transitions so that they fall between the
nominal bit weights, as shown in the offset characteristics. This
offset can easily be accomplished as shown in Figure 7b.
At balance (after a conversion) approximately 2 mA flows into
the analog common terminal. A 10
resistor in series with this
terminal will result in approximately the desired 1/2 bit offset of
the transfer characteristics. The nominal 2 mA analog common
current is not closely controlled in manufacture. If high accuracy
is required, a 20
potentiometer (connected as a rheostat) can
be used as R1. Additional negative offset range may be obtained
by using larger values of R1. Of course, if the zero transition
point is changed, the full-scale transition point will also move.
Thus, if an offset of 1/2 LSB is introduced, full-scale trimming
as described on previous page should be done with an analog
input of 9.941 volts.
Figure 8. AD570 Transfer Curve—Unipolar Operation
(Approximate Bit Weights Shown for Illustration, Nominal
Bit Weights
36.1 mV)
NOTE: During a conversion transient currents from the analog
common terminal will disturb the offset voltage. Capacitive de-
coupling should not be used around the offset network. These
transients will settle as appropriate during a conversion. Capaci-
tive decoupling will “pump up” and fail to settle resulting in
conversion errors. Power supply decoupling which returns to
analog signal common should go to the signal input side of the
resistive offset network.
CONTROL AND TIMING OF THE AD570
There are several important timing and control features on the
AD570 which must be understood precisely to allow optimal
interfacing to microprocessor or other types of control systems.
All of these features are shown in the timing diagram in Figure 9.
The normal standby situation is shown at the left end of the
drawing. The BLANK and CONVERT (B & C) line is held
high, the output lines will be “open”, and the DATA READY
(DR) line will be high. This mode is the lowest power state of
the device (typically 150 mW). When the (B & C ) line is
brought low, the conversion cycle is initiated; but the DR and
data lines do not change state. When the conversion cycle is
complete (typically 25
s), the DR line goes low, and within
500 ns, the data lines become active with the new data.
About 1.5
s after the B & C line is again brought high, the DR
line will go high and the data lines will go open. When the
B & C line is again brought low, a new conversion will begin.
The minimum pulse width for the B & C line to blank previous
data and start a new conversion is 2
s. If the B & C line is
brought high during a conversion, the conversion will stop, and
B
相關PDF資料 |
PDF描述 |
|---|---|
| AD571JD | IC ADC 10BIT MONO W/CLK 18-CDIP |
| AD5725BRSZ-REEL | IC DAC 12BIT QUAD PAR 28-SSOP |
| AD5735ACPZ-REEL7 | IC DAC QUAD VOLT CUR 64LFCSP |
| AD5737ACPZ | IC DAC QUAD 12BIT CUR 64-LFCSP |
| AD573JD | IC ADC 10BIT SAR REG 20-CDIP |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD570JD/+ | 制造商:Analog Devices 功能描述:ADC SGL SAR 8BIT PARALLEL 18PIN SBCDIP - Rail/Tube 制造商:Rochester Electronics LLC 功能描述:IC, MONO 8-BIT A/D CONV - Bulk |
| AD570JD883B | 制造商:AD 功能描述:_ |
| AD570JD-883B | 制造商:AD 功能描述:_ |
| AD570S | 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 8-Bit A-to-D Converter |
| AD570SCHIPS | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog-to-Digital Converter， 8-Bit |
發(fā)布緊急采購，3分鐘左右您將得到回復。