
Data Sheet
AD5700/AD5700-1
Rev. F | Page 7 of 24
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
Figure 2. Pin Configuration
Table 6. Pin Function Descriptions
Pin No.
Mnemonic
Description
1
XTAL_EN
Crystal Oscillator Circuit Enable. A low state enables the crystal oscillator circuit, and an external crystal is
required. A high state disables the crystal oscillator circuit, and an external clock source or the internal oscillator
(AD5700-1only) provides the clock source. This pin is used in conjunction with the CLK_CFG0 and CLK_CFG1 pins
in configuring the required clock generation scheme.
2
CLKOUT
Clock Output. If using the crystal oscillator or the internal RC oscillator, a clock output can be configured at the
CLKOUT pin. Enabling the clock output consumes extra current to drive the load on this pin. See
the CLKOUTsection for more details.
3
CLK_CFG0
4
CLK_CFG1
5
RESET
Active Low Digital Input. Holding RESET low places th
e AD5700/AD5700-1 in power-down mode. A high state on
6
CD
Carrier Detect—Digital Output. A high on CD indicates a valid carrier is detected.
7
TXD
Transmit Data—Digital Input. Data input to the modulator.
8
RTS
Request to Send—Digital Input. A high state enables the demodulator and disables the modulator. A low state
enables the modulator and disables the demodulator.
9
DUPLEX
this feature.
10
RXD
Receive Data—UART Interface Digital Data Output. Data output from the demodulator is accessed on this pin.
11
IOVCC
Digital Interface Supply. Digital threshold levels are referenced to the voltage applied to this pin. The applied
voltage can be in the range of 1.71 V to 5.5 V. IOVCC should be decoupled to ground with low ESR 10 μF and
12
DGND
Digital Circuitry Ground Reference Connection. For typical operation, it is recommended to connect this pin to
AGND.
13
REG_CAP
Capacitor Connection for Internal Voltage Regulator. Connect a 1 μF capacitor from this pin to ground.
14
HART_OUT
15
REF
Internal Reference Voltage Output, or External 2.5 V Reference Voltage Input. Connect a 1 μF capacitor from this
pin to ground. When supplying an external reference, the VCC supply requires a minimum voltage of 2.7 V.
16
HART_IN
HART FSK Signal. When using the internal filter, couple the HART input signal into this pin using a 2.2 nF series
capacitor. If using an external band-pass filter as shown
in Figure 23, do not connect to this pin.
17
ADC_IP
If using the internal band-pass filter, connect 680 pF to this pin. Alternatively, this pin allows direct connection to
the ADC input, in which case an external band-pass filter network must be used, as shown in
Figure 23.18
VCC
Power Supply Input. 1.71 V to 5.5 V can be applied to this pin. VCC should be decoupled to ground with low ESR
10
435-
0
02
NOTES
1. THE EXPOSED PADDLE SHOULD BE CONNECTED
TO AGND OR DGND, OR, ALTERNATIVELY, IT CAN
BE LEFT ELECTRICALLY UNCONNECTED. IT IS
RECOMMENDED THAT THE PADDLE BE THERMALLY
CONNECTED TO A COPPER PLANE FOR ENHANCED
THERMAL PERFORMANCE.
2
1
3
4
5
6
18
17
16
15
14
13
CD
RESET
CLK_CFG1
CLK_CFG0
CLKOUT
XTAL_EN
REG_CAP
HART_OUT
REF
HART_IN
ADC_IP
VCC
8
9
1
0
1
7
R
T
S
D
U
P
L
E
X
R
X
D
IO
V
C
1
2
D
G
N
D
T
X
D
2
0
1
9
2
1
X
T
A
L
2
A
G
N
D
X
T
A
L
1
2
D
G
N
D
2
3
R
E
F
_
E
N
2
4
F
IL
T
E
R
_
S
E
L
AD5700/
AD5700-1
TOP VIEW
(Not to Scale)