- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375233 > AD5641 (Analog Devices, Inc.) 2.7 V to 5.5 V, <100 uA, 14-Bit nanoDAC D/A in SC70 Package PDF資料下載
參數(shù)資料
| 型號： | AD5641 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | 2.7 V to 5.5 V, <100 uA, 14-Bit nanoDAC D/A in SC70 Package |
| 中文描述： | 2.7 V至5.5 V，“100微安，14位nanoDAC系列數(shù)/采用SC70阿包 |
| 文件頁數(shù)： | 14/20頁 |
| 文件大?。?/td> | 572K |
| 代理商： | AD5641 |
AD5641
Preliminary Technical Data
AD5641 to 68HC11/68L11 Interface
Figure 30 shows a serial interface between the AD5641 and the
68HC11/68L11 microcontroller. SCK of the 68HC11/68L11
drives the SCLK of the AD5641, while the MOSI output drives
the serial data line of the DAC. The SYNC signal is derived
from a port line (PC7). The setup conditions for correct
operation of this interface are as follows: the 68HC11/68L11
should be configured so that its CPOL bit is a 0 and its CPHA
bit is a 1. When data is being transmitted to the DAC, the SYNC
line is taken low (PC7). When the 68HC11/68L11 is configured
as above, data appearing on the MOSI output is valid on the
falling edge of SCK. Serial data from the 68HC11/68L11 is
transmitted in 8-bit bytes with only eight falling clock edges
occurring in the transmit cycle. Data is transmitted MSB first.
To load data to the AD5641, PC7 is left low after the first eight
bits are transferred, and a second serial write operation is
performed to the DAC. PC7 is taken high at the end of this
procedure.
Rev. PrC | Page 14 of 20
68HC11/
68L11
AD5641*
*ADDITIONAL PINS OMITTED FOR CLAIRTY
PC7
SCK
MOSI
SYNC
SCLK
DIN
0
Figure 30. AD5641 to 68HC11/68L11 Interface
AD5641 to Blackfin ADSP-BF53X Interface
Figure 31 shows a serial interface between the AD5641 and the
Blackfin ADSP-BF53x microprocessor. The ADSP-BF53x
processor family incorporates two dual-channel synchronous
serial ports, SPORT1 and SPORT0, for serial and multiprocessor
communications. Using SPORT0 to connect to the AD5641, the
setup for the interface is as follows: DT0PRI drives the SDIN
pin of the AD5641, while TSCLK0 drives the SCLK of the part.
The SYNC is driven from TFS0.
ADSP-BF53X
AD5641
*ADDITIONAL PINS OMITTED FOR CLAIRTY
DT0PRI
TSCLK0
TFS0
DIN
SCLK
SYNC
0
Figure 31. AD5641 to Blackfin ADSP-BF53X Interface
AD5641 to 80C51/80L51 Interface
Figure 32 shows a serial interface between the AD5641 and the
80C51/80L51 microcontroller. The setup for the interface is as
follows: TXD of the 80C51/80L51 drives SCLK of the AD5641,
while RXD drives the serial data line of the part. The SYNC
signal is again derived from a bit programmable pin on the port.
In this case, port line P3.3 is used. When data is to be transmit-
ted to the AD5641, P3.3 is taken low.
The 80C51/80L51 transmits data only in 8-bit bytes; therefore,
only eight falling clock edges occur in the transmit cycle. To
load data to the DAC, P3.3 is left low after the first eight bits are
transmitted, and a second write cycle is initiated to transmit the
second byte of data. P3.3 is taken high following the completion
of this cycle. The 80C51/80L51 outputs the serial data in a
format that has the LSB first. The AD5641 requires its data with
the MSB as the first bit received. The 80C51/80L51 transmit
routine should take this into account.
80C51/80L51*
AD5641*
*ADDITIONAL PINS OMITTED FOR CLAIRTY
P3.3
TXD
RXD
SYNC
SCLK
DIN
0
Figure 32. AD5641 to 80C51/80L51 Interface
AD5641 to MICROWIRE Interface
Figure 33 shows an interface between the AD5641 and any
MICROWIRE compatible device. Serial data is shifted out on
the falling edge of the serial clock and is clocked into the
AD5641 on the rising edge of the SK.
MICROWIRE*
AD5641*
*ADDITIONAL PINS OMITTED FOR CLAIRTY
CS
SK
SO
SYNC
SCLK
DIN
0
Figure 33. AD5641 to MICROWIRE Interface
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD5641AKS | 2.7 V to 5.5 V, <100 uA, 14-Bit nanoDAC D/A in SC70 Package |
| AD5641BKS | 2.7 V to 5.5 V, <100 uA, 14-Bit nanoDAC D/A in SC70 Package |
| AD565 | High Speed 12-Bit Monolithic D/A Converters(高速12位單片D/A轉(zhuǎn)換器) |
| AD5764R | Complete Quad, 16-Bit, High Accuracy, Serial Input, Bipolar Voltage Output DAC |
| AD5764RASUZ | Complete Quad, 16-Bit, High Accuracy, Serial Input, Bipolar Voltage Output DAC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5641ACPZ | 制造商:Analog Devices 功能描述:DAC 14BIT +/-16LSB 5.5VIN 6LFCSP 制造商:Analog Devices 功能描述:DAC, 14BIT, +/-16LSB, 5.5VIN, 6LFCSP 制造商:Analog Devices 功能描述:DAC, 14BIT, +/-16LSB, 5.5VIN, 6LFCSP; Resolution (Bits):14bit; Input Channel Type:Serial; Supply Voltage Range:2.7V to 5.5V; Digital IC Case Style:LFCSP; No. of Pins:6; Data Interface:Microwire, QSPI, SPI; Supply Current:75A; ;RoHS Compliant: Yes |
| AD5641ACPZ-REEL7 | 功能描述:IC DAC 12BIT SPI 6LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:nanoDAC™ 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 設(shè)計資源:Unipolar, Precision DC Digital-to-Analog Conversion using AD5450/1/2/3 8-14-Bit DACs (CN0052) Precision, Bipolar, Configuration for AD5450/1/2/3 8-14bit Multiplying DACs (CN0053) AC Signal Processing Using AD5450/1/2/3 Current Output DACs (CN0054) Programmable Gain Element Using AD5450/1/2/3 Current Output DAC Family (CN0055) Single Supply Low Noise LED Current Source Driver Using a Current Output DAC in the Reverse Mode (CN0139) 標(biāo)準(zhǔn)包裝:10,000 系列:- 設(shè)置時間:- 位數(shù):12 數(shù)據(jù)接口:DSP，MICROWIRE?，QSPI?，串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:SOT-23-8 薄型，TSOT-23-8 供應(yīng)商設(shè)備封裝:TSOT-23-8 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電流，單極；1 電流，雙極 采樣率（每秒）:2.7M |
| AD5641AKS | 制造商:AD 制造商全稱:Analog Devices 功能描述:2.7 V to 5.5 V, <100 uA, 14-Bit nanoDAC D/A in SC70 Package |
| AD5641AKS-500RL7 | 制造商:Analog Devices 功能描述:DAC 1CH RES-STRING 14BIT 6PIN SC-70 - Tape and Reel |
| AD5641AKS-REEL | 制造商:Analog Devices 功能描述:DAC 1CH RES-STRING 14BIT 6PIN SC-70 - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。