參數(shù)資料
型號(hào): AD5590BBC
廠商: Analog Devices Inc
文件頁(yè)數(shù): 33/44頁(yè)
文件大?。?/td> 0K
描述: IC ADC I/O PORT16 W/AMP 80CSPBGA
標(biāo)準(zhǔn)包裝: 1
位數(shù): 12
采樣率(每秒): 1M
數(shù)據(jù)接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
轉(zhuǎn)換器數(shù)目: 2
功率耗散(最大): 12.5mW
電壓電源: 單電源
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 80-LFBGA,CSPBGA
供應(yīng)商設(shè)備封裝: 80-CSP-BGA(10x10)
包裝: 托盤
輸入數(shù)目和類型: 16 個(gè)單端,單極
AD5590
Rev. A | Page 39 of 44
ADC Shadow Register
The shadow register on the ADC is a 16-bit, write-only register.
Data is loaded from the ADIN pin of the ADC on the falling
edge of ASCLK. The data is transferred on the ADIN line at the
same time as a conversion result is read from the ADC. This
requires 16 serial falling edges for the data transfer. The infor-
mation is clocked into the shadow register, provided that the
SEQ and shadow bits were set to 0 and 1, respectively, in the
previous write to the control register. MSB denotes the first bit
in the data stream. Each bit represents an analog input from
Channel 0 through to Channel 15. A sequence of channels can
be selected through which the ADC cycles with each consecutive
ASYNC falling edge after the write to the shadow register. To
select a sequence of channels, the associated channel bit must
be set for each analog input. The ADC continuously cycles
through the selected channels in ascending order, beginning
with the lowest channel, until a write operation occurs (that is,
the write bit is set to 1) with the SEQ and shadow bits
configured in any way except 1, 0 (see Table 25). The bit
functions are outlined in Table 26.
Figure 69 reflects the normal operation of a multichannel ADC,
where each serial transfer selects the next channel for conversion.
In this mode of operation, the sequencer function is not used.
Figure 70 shows how to program the ADC to continuously
convert on a particular sequence of channels. To exit this mode
of operation and revert back to the normal mode of operation
of a multichannel ADC (as outlined in Figure 69), ensure the
write bit = 1 and the SEQ = shadow = 0 on the next serial
transfer.
Figure 71 shows how a sequence of consecutive channels can
be converted without having to program the shadow register
or write to the ADC on each serial transfer. Again, to exit this
mode of operation and revert back to the normal mode of
operation of a multichannel ADC (as outlined in Figure 69),
ensure the write bit = 1 and the SEQ = shadow = 0 on
the next serial transfer.
ADOUT: CONVERSION RESULT FROM
PREVIOUSLY SELECTED CHANNEL ADD3 TO
CHANNEL ADD0
ADIN: WRITE TO CONTROL REGISTER,
WRITE BIT = 1,
SELECT CODING, RANGE, AND POWER MODE
SELECT CHANNEL ADD3 TO CHANNEL ADD0
FOR CONVERSION, SEQ = SHADOW = 0
ADIN: WRITE TO CONTROL REGISTER,
WRITE BIT = 1,
SELECT CODING, RANGE, AND POWER MODE
SELECT CHANNEL ADD3 TO CHANNEL ADD0
FOR CONVERSION,
SEQ = SHADOW = 0
DUMMY CONVERSIONS
ADIN = ALL 1s
ASYNC
WRITE BIT = 1,
SEQ = SHADOW = 0
POWER ON
076
91-
069
Figure 69. Sequence Function Not Used
DUMMY CONVERSIONS
ADIN = ALL 1s
ADIN: WRITE TO CONTROL REGISTER,
WRITE BIT = 1,
SELECT CODING, RANGE, AND POWER MODE
SELECT CHANNEL ADD3 TO CHANNEL ADD0
FOR CONVERSION, SEQ = 0 SHADOW = 1
ASYNC
ADOUT: CONVERSION RESULT FROM
PREVIOUSLY SELECTED CHANNEL ADD3 TO
CHANNEL ADD0
ADIN: WRITE TO SHADOW REGISTER,
SELECTING WHICH CHANNELS TO CONVERT
ON; CHANNELS SELECTED NEED NOT BE
CONSECUTIVE
POWER ON
CONTINUOUSLY
CONVERTS ON THE
SELECTED SEQUENCE
OF CHANNELS
CONTINUOUSLY
CONVERTS ON THE
SELECTED SEQUENCE
OF CHANNELS BUT
ALLOWS RANGE,
CODING, AND SO ON,
TO CHANGE IN THE
CONTROL REGISTER
WITHOUT
INTERRUPTING THE
SEQUENCE PROVIDED,
SEQ = 1 SHADOW = 0
WRITE BIT = 0
WRITE
BIT = 0
WRITE BIT = 1,
SEQ = 1, SHADOW = 0
WRITE BIT = 1,
SEQ = 1,
SHADOW = 0
07
69
1-
07
0
Figure 70. Continuous Conversions
CONTINUOUSLY CONVERTS ON THE
SELECTED SEQUENCE OF CHANNELS BUT
ALLOWS RANGE, CODING, AND SO ON, TO
CHANGE IN THE CONTROL REGISTER
WITHOUT INTERRUPTING THE SEQUENCE
PROVIDED, SEQ = 1, SHADOW = 0
DUMMY CONVERSIONS
ADIN = ALL 1s
ADIN: WRITE TO CONTROL REGISTER,
WRITE BIT = 1,
SELECT CODING, RANGE, AND POWER MODE
SELECT CHANNEL ADD3 TO CHANNEL ADD0
FOR CONVERSION, SEQ = 1 SHADOW = 1
ASYNC
ADOUT: CONVERSION RESULT FROM
CHANNEL 0
CONTINUOUSLY CONVERTS ON A
CONSECUTIVE SEQUENCE OF CHANNELS
FROM CHANNEL 0 UP TO AND INCLUDING
THE PREVIOUSLY SELECTED CHANNEL
ADD3 TO CHANNEL ADD0 IN THE CONTROL
REGISTER
WRITE BIT = 1,
SEQ = 1,
SHADOW = 0
POWER ON
WRITE
BIT = 0
WRITE BIT = 1,
SEQ = 1,
SHADOW = 0
07
691-
071
Figure 71. Continuous Conversion Without Programming
the Shadow Register
相關(guān)PDF資料
PDF描述
AD5621BKSZ-500RL7 IC DAC 12BIT SPI 5V SC70-6
AD5626BRMZ-REEL7 IC DAC NANO 12BIT 8-MSOP
AD5662BRM-1 IC DAC 16BIT BUFF V-OUT 8-MSOP
AD5663RBCPZ-3R2 IC DAC NANO 16BIT DUAL 10-LFCSP
AD5664BCPZ-R2 IC DAC NANO 16BIT QUAD 10-LFCSP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5590BBCZ 功能描述:IC ADC I/O PORT-16 AMP 80-CSPBGA RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率(每秒):20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP(7x7) 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個(gè)單端,單極;2 個(gè)差分,單極 產(chǎn)品目錄頁(yè)面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6
AD5592RBCBZ-1-RL7 功能描述:IC DAC/ADC 12BIT OCT SPI 16WLCSP 制造商:analog devices inc. 系列:- 包裝:剪切帶(CT) 零件狀態(tài):在售 類型:ADC,DAC 分辨率(位):12 b 采樣率(每秒):400k 數(shù)據(jù)接口:SPI 電壓源:單電源 電壓 - 電源:2.7 V ~ 5.5 V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:16-UFBGA,WLCSP 供應(yīng)商器件封裝:16-WLCSP(1.96x1.96) 標(biāo)準(zhǔn)包裝:1
AD5592RBCBZ-RL7 功能描述:IC DAC/ADC 12BIT OCT SPI 16WLCSP 制造商:analog devices inc. 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1
AD5592RBCPZ-1-RL7 功能描述:IC DAC/ADC 12BIT OCT SPI 16LFCSP 制造商:analog devices inc. 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:1
AD5592RBCPZ-RL7 功能描述:IC DAC/ADC 12BIT OCT SPI 16LFCSP 制造商:analog devices inc. 系列:- 包裝:剪切帶(CT) 零件狀態(tài):在售 類型:ADC,DAC 分辨率(位):12 b 采樣率(每秒):400k 數(shù)據(jù)接口:SPI 電壓源:單電源 電壓 - 電源:2.7 V ~ 5.5 V 工作溫度:-40°C ~ 105°C 安裝類型:表面貼裝 封裝/外殼:16-WFQFN,CSP 供應(yīng)商器件封裝:16-LFCSP-WQ(3x3) 標(biāo)準(zhǔn)包裝:1