- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1890 > AD5501BRUZ (Analog Devices Inc)IC DAC 12BIT SPI 16-TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD5501BRUZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 6/20頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 12BIT SPI 16-TSSOP |
| 產(chǎn)品培訓(xùn)模塊： | DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 96 |
| 設(shè)置時(shí)間： | 45µs |
| 位數(shù)： | 12 |
| 數(shù)據(jù)接口： | SPI?、QSPI?、MICROWIRE? 和 DSP |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 單 |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | * |
| 封裝/外殼： | 16-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | * |
| 包裝： | 管件 |
| 輸出數(shù)目和類型： | 1 電壓，單極 |
| 采樣率（每秒）： | * |
AD5501
Data Sheet
Rev. C | Page 14 of 20
SELECTING THE OUTPUT RANGE
The output range of the DAC is selected by the R_SEL pin. When
the R_SEL pin is connected to a Logic 1, the DAC output voltage
can be set between 0 V and 30 V. When the R_SEL pin is connected
to a Logic 0, the DAC output voltage can be set between 0 V and
60 V. The state of R_SEL can be changed any time when the serial
interface is not being used, that is, not during a read or write
operation. When the R_SEL pin is changed, the voltage on the
output pin remains the same until the next write to the DAC
register (and LDAC is brought low). For example, if the user
writes 0x800 to the DAC register when in 30 V mode (R_SEL = 1),
the output voltage is 15 V (assuming LDAC is low or has been
pulsed low). When the user switches to 60 V mode (R_SEL = 0),
the output stays at 15 V until the user writes a new value to the
DAC register. LDAC must be low or be pulsed low for the output to
change.
CLR FUNCTION
The AD5501 has a hardware CLR pin that is an asynchronous
clear input. The CLR input is falling edge sensitive. Bringing the
CLR line low clears the contents of the input register and the DAC
registers to 0x000. The CLR pulse activation time, that is, the falling
edge of CLR to when the output starts to change, is typically 100 ns.
LDAC FUNCTION
The DAC output can be updated using the hardware LDAC pin.
LDAC is normally high. On the falling edge of LDAC, data is
copied from the input register to the DAC register and the DAC
output is updated (asynchronous update mode, see Figure 3). If
the LDAC is kept low or is low on the falling edge of the 16th SCLK,
the DAC register and DAC output are updated automatically
when new data is received in the input register (synchronous
update mode, see Figure 3).
TEMPERATURE SENSOR
The AD5501 has an integrated temperature sensor, which causes
the part to enter thermal shutdown mode when the temperature
on the die exceeds 110°C. In thermal shutdown mode, the analog
section of the device powers down and the DAC output is
disconnected but the digital section remains operational, which
is equivalent to setting the power-down bit in the control register.
To indicate that the AD5501 has entered temperature shutdown
mode, Bit 0 of the control register is set to 1 and the ALARM
pin goes low. The AD5501 remains in temperature shutdown
mode with Bit 0 set to 1 and the ALARM pin low, even if the die
temperature falls, until Bit 0 in the control register is cleared to 0.
POWER DISSIPATION
Drawing current from the VOUT pin causes a temperature rise in
the die and package of the AD5501. The package junction
temperature (TJ) should not exceed 130°C for normal operation. If
the die temperature exceeds 110°C, the AD5501 enters thermal
shutdown mode as described in the previous section. The amount
of heat generated can be calculated using the formula
TJ = TA + (PTOTAL × θJA)
where:
TJ is the package junction temperature.
TA is the ambient temperature.
Absolute Maximum Ratings section for this value).
POWER SUPPLY SEQUENCING
The power supplies for the AD5501 can be applied in any order
without affecting the device. However, before the power supplies
are applied, connect the AGND and DGND pins to the relevant
ground plane. Do not allow any of the digital input pins (SCLK,
SDI, SYNC, R_SEL, and CLR) to float during power up. The
digital input pins can be connected to pull-up (to VLOGIC) or
pull-down (to DGND) resistors as required.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD5520JSTZ | IC PPMU SNGL-CH 64-LQFP |
| AD5522JSVUZ | IC PMU QUAD 16BIT DAC 80-TQFP |
| AD5532ABC-5 | IC DAC 14BIT 32CH 74-CSPBGA |
| AD5532HSABC | IC DAC 14BIT 32CH 74-CSPBGA |
| AD5535ABCZ | IC DAC 14BIT 32CHAN 124CSPBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD5501BRUZ | 制造商:Analog Devices 功能描述:IC DAC 12BIT TSSOP-16 |
| AD5501BRUZ-REEL | 功能描述:12 Bit Digital to Analog Converter 1 16-TSSOP 制造商:analog devices inc. 系列:- 包裝:帶卷（TR） 零件狀態(tài):上次購買時(shí)間 位數(shù):12 數(shù)模轉(zhuǎn)換器數(shù):1 建立時(shí)間:55μs 輸出類型:Voltage - Buffered 差分輸出:無 數(shù)據(jù)接口:SPI，DSP 參考類型:內(nèi)部 電壓 - 電源，模擬:10 V ~ 62 V 電壓 - 電源，數(shù)字:2.3 V ~ 5.5 V INL/DNL（LSB）:±2（最大），±1（最大） 架構(gòu):電阻串 DAC 工作溫度:-40°C ~ 105°C 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商器件封裝:16-TSSOP 標(biāo)準(zhǔn)包裝:1 |
| AD5504BRUZ | 功能描述:IC DAC 12BIT SPI 16-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時(shí)間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
| AD5504BRUZ-REEL | 制造商:AD 制造商全稱:Analog Devices 功能描述:High Voltage, Quad-Channel 12-Bit Voltage Output DAC |
| AD5512A | 制造商:AD 制造商全稱:Analog Devices 功能描述:2.7 V to 5.5 V, Serial-Input, Voltage-Output, 16-/12-Bit nanoDACs in LFCSP |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。