參數(shù)資料
型號(hào): AD5501BRUZ
廠商: Analog Devices Inc
文件頁(yè)數(shù): 16/20頁(yè)
文件大?。?/td> 0K
描述: IC DAC 12BIT SPI 16-TSSOP
產(chǎn)品培訓(xùn)模塊: DAC Architectures
標(biāo)準(zhǔn)包裝: 96
設(shè)置時(shí)間: 45µs
位數(shù): 12
數(shù)據(jù)接口: SPI?、QSPI?、MICROWIRE? 和 DSP
轉(zhuǎn)換器數(shù)目: 1
電壓電源:
工作溫度: -40°C ~ 105°C
安裝類型: *
封裝/外殼: 16-TSSOP(0.173",4.40mm 寬)
供應(yīng)商設(shè)備封裝: *
包裝: 管件
輸出數(shù)目和類型: 1 電壓,單極
采樣率(每秒): *
Data Sheet
AD5501
Rev. C | Page 5 of 20
Parameter
Symbol
Min
Typ1
Max
Unit
Test Conditions/Comments
POWER SUPPLIES
V
DD
10
62
V
LOGIC
2.3
5.5
V
Quiescent Supply Current
I
QUIESCENT
0.6
0.75
mA
Static conditions; DAC output =
midscale
Logic Supply Current
I
LOGIC
0.4
2
A
V
IH = VLOGIC; VIL = DGND
DC PSRR4
30 V mode
76
dB
DAC output = full scale
60 V mode
68
dB
DAC output = full scale
POWER-DOWN MODE
Supply Current
I
DD_PWD
Software Power-Down Mode
30
50
A
Junction Temperature6
T
J
130
°C
T
J = TA + PTOTAL × θJA
1 Typical specifications represent average readings at 25°C, V
DD = 62 V, and VLOGIC = 5 V.
2 Valid in the output voltage range of (AGND + 0.5 V) to (V
DD 0.5 V). Output is unloaded.
3 Includes linearity, offset, and gain drift.
4 Guaranteed by design and characterization. Not production tested.
5 The DAC architecture gives a fixed linear voltage output range of 0 V to 30 V if R_SEL is held high and 0 V to 60 V if R_SEL is held low. As the output voltage range is
limited by output amplifier compliance, VDD should be set to at least 0.5 V higher than the maximum output voltage to ensure compliance.
6 If the die temperature exceeds 110°C, the AD5501 enters a temperature power-down mode putting the DAC output into a high impedance state thereby removing
the short-circuit condition. Overheating caused by long term short-circuit condition(s) is detected by an integrated thermal sensor. After power-down, the AD5501
remains powered down until a software power-up command is executed.
7 Maximum resistance between V
OUT and VFB pins.
AC CHARACTERISTICS
VDD = 10 V to 62 V; VLOGIC = 2.3 V to 5.5 V; RL = 60 k; CL = 200 pF; 40°C < TA < +105°C, unless otherwise noted.
Table 3.
Parameter1, 2
Min
Typ
Max
Unit
Test Conditions/Comments3
AC CHARACTERISTICS
Output Voltage Settling Time
to scale settling to ±1 LSB, R
L = 60 k
60 V Mode
45
55
s
30 V Mode
25
35
s
Slew Rate
0.65
V/s
Digital-to-Analog Glitch Energy
300
nV-s
1 LSB change around major carry in 60 V mode
Glitch Impulse Peak Amplitude
170
mV
60 V mode
Digital Feedthrough
5
nV-s
Peak-to-Peak Noise
140
μV p-p
0.1 Hz to 10 Hz; DAC code = 0x800
4
mV p-p
0.1 Hz to 10 kHz; DAC code = 0x800
1 Guaranteed by design and characterization; not production tested.
2 See the Terminology section.
3 Temperature range is 40°C to + 105°C, typical at 25°C.
相關(guān)PDF資料
PDF描述
AD5520JSTZ IC PPMU SNGL-CH 64-LQFP
AD5522JSVUZ IC PMU QUAD 16BIT DAC 80-TQFP
AD5532ABC-5 IC DAC 14BIT 32CH 74-CSPBGA
AD5532HSABC IC DAC 14BIT 32CH 74-CSPBGA
AD5535ABCZ IC DAC 14BIT 32CHAN 124CSPBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5501BRUZ 制造商:Analog Devices 功能描述:IC DAC 12BIT TSSOP-16
AD5501BRUZ-REEL 功能描述:12 Bit Digital to Analog Converter 1 16-TSSOP 制造商:analog devices inc. 系列:- 包裝:帶卷(TR) 零件狀態(tài):上次購(gòu)買(mǎi)時(shí)間 位數(shù):12 數(shù)模轉(zhuǎn)換器數(shù):1 建立時(shí)間:55μs 輸出類型:Voltage - Buffered 差分輸出:無(wú) 數(shù)據(jù)接口:SPI,DSP 參考類型:內(nèi)部 電壓 - 電源,模擬:10 V ~ 62 V 電壓 - 電源,數(shù)字:2.3 V ~ 5.5 V INL/DNL(LSB):±2(最大),±1(最大) 架構(gòu):電阻串 DAC 工作溫度:-40°C ~ 105°C 封裝/外殼:16-TSSOP(0.173",4.40mm 寬) 供應(yīng)商器件封裝:16-TSSOP 標(biāo)準(zhǔn)包裝:1
AD5504BRUZ 功能描述:IC DAC 12BIT SPI 16-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時(shí)間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND
AD5504BRUZ-REEL 制造商:AD 制造商全稱:Analog Devices 功能描述:High Voltage, Quad-Channel 12-Bit Voltage Output DAC
AD5512A 制造商:AD 制造商全稱:Analog Devices 功能描述:2.7 V to 5.5 V, Serial-Input, Voltage-Output, 16-/12-Bit nanoDACs in LFCSP