- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8877 > AD5380BSTZ-5 (Analog Devices Inc)IC DAC 14BIT 12C 40CH 5V 100LQFP PDF資料下載
參數(shù)資料
| 型號： | AD5380BSTZ-5 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 24/40頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 14BIT 12C 40CH 5V 100LQFP |
| 產(chǎn)品培訓模塊： | Data Converter Fundamentals DAC Architectures |
| 產(chǎn)品變化通告： | Redesign Change 28/Oct/2011 |
| 設(shè)計資源： | 40 Channels of Programmable Voltage with Excellent Temperature Drift Performance Using AD5380 (CN0007) Output Channel Monitoring Using AD5380 (CN0008) |
| 標準包裝： | 1 |
| 設(shè)置時間： | 6µs |
| 位數(shù)： | 14 |
| 數(shù)據(jù)接口： | I²C，并聯(lián)，串行 |
| 轉(zhuǎn)換器數(shù)目： | 40 |
| 電壓電源： | 單電源 |
| 功率耗散（最大）： | 125mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 100-LQFP |
| 供應商設(shè)備封裝： | 100-LQFP（14x14） |
| 包裝： | 托盤 |
| 輸出數(shù)目和類型： | 40 電壓，單極 |
| 采樣率（每秒）： | 125k |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
AD5380
Data Sheet
Rev. C | Page 30 of 40
2-Byte Mode
Following initialization of 2-byte mode, the user can update
channels sequentially. The device address byte is only required
once and the pointer address pointer is configured for auto-
increment or burst mode.
The user must begin with an address byte (R/W = 0), after
which the DAC will acknowledge that it is prepared to receive
data by pulling SDA low. The address byte is followed by a
specific pointer byte (0xFF) that initiates the burst mode of
operation. The address pointer initializes to Channel 0, the
data following the pointer is loaded to Channel 0, and the
address pointer automatically increments to the next address.
The REG0 and REG1 bits in the data byte determine which
register will be updated. In this mode, following the initializa-
tion, only the two data bytes are required to update a channel.
The channel address automatically increments from Address 0
to Channel 39 and then returns to the normal 3-byte mode of
operation. This mode allows transmission of data to all
channels in one block and reduces the software overhead in
configuring all channels. A STOP condition at any time exits
this mode. Toggle mode is not supported in 2-byte mode.
Figure 33 shows a typical configuration.
PARALLEL INTERFACE
The SER/PAR pin must be tied low to enable the parallel inter-
face and disable the serial interfaces. Figure 7 shows the timing
diagram for a parallel write. The parallel interface is controlled
by the following pins:
CS Pin
Active low device select pin.
WR Pin
On the rising edge of WR, with CS low, the addresses on Pin A5
to Pin A0 are latched; data present on the data bus is loaded
into the selected input registers.
REG0, REG1 Pins
The REG0 and REG1 pins determine the destination register of
the data being written to the AD5380. See Table 10.
Pins A5 to A0
Each of the 40 DAC channels can be individually addressed.
Pins DB13 to DB0
The AD5380 accepts a straight 14-bit parallel word on DB13 to
DB0, where DB13 is the MSB and DB0 is the LSB.
1
0
1
0
1
AD1
AD0
R/W
A7 = 1
A6 = 1
A5 = 1
A4 = 1
A3 = 1
A2 = 1
A1 = 1
A0 = 1
START COND
BY MASTER
ADDRESS BYTE
POINTER BYTE
MOST SIGNIFICANT DATA BYTE
CHANNEL 0 DATA
LEAST SIGNIFICANT DATA BYTE
ACK BY
CONVERTER
MSB
ACK BY
CONVERTER
ACK BY
AD538x
ACK BY
AD538x
MOST SIGNIFICANT DATA BYTE
CHANNEL 1 DATA
LEAST SIGNIFICANT DATA BYTE
ACK BY
CONVERTER
ACK BY
CONVERTER
MOST SIGNIFICANT DATA BYTE
CHANNEL N DATA FOLLOWED BY STOP
LEAST SIGNIFICANT DATA BYTE
ACK BY
CONVERTER
ACK BY
CONVERTER
STOP
COND
BY
MASTER
REG1
REG0
MSB
LSB
MSB
LSB
REG1
REG0
MSB
LSB
MSB
LSB
REG1
REG0
MSB
LSB
MSB
LSB
SCL
SDA
SCL
SDA
SCL
SDA
SCL
SDA
03731-
033
Figure 33. 2-Byte, 12C Write Operation
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-BW1-MV-F3 | CONVERTER MOD DC/DC 12V 150W |
| MS3456KS18-11P | CONN PLUG 5POS STRAIGHT W/PINS |
| AD5532ABCZ-3 | IC DAC 14BIT 32CH BIPO 74-CSPBGA |
| SY10ELT21ZG TR | IC TRANSLATOR 3.3V DIFF 8-SOIC |
| AD5532ABCZ-1 | IC DAC 14BIT VOUT 32CH 74-CSPBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ad5381bst-3 | 制造商:Rochester Electronics LLC 功能描述:32/40-CHANNEL 3V/5V SINGLE SUPPLY 12/14-BIT VOUT DAC - Bulk 制造商:Analog Devices 功能描述: |
| AD5381BST-3-REEL | 制造商:Analog Devices 功能描述:DAC 40-CH Resistor-String 12-bit 100-Pin LQFP T/R |
| AD5381BST-5 | 制造商:Analog Devices 功能描述:DAC 40-CH Resistor-String 12-bit 100-Pin LQFP |
| AD5381BST-5-REEL | 制造商:Analog Devices 功能描述:DAC 40-CH Resistor-String 12-bit 100-Pin LQFP T/R |
| AD5381BSTZ-3 | 功能描述:IC DAC 12BIT 40CHAN 3V 100LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標準包裝:1 系列:- 設(shè)置時間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
發(fā)布緊急采購，3分鐘左右您將得到回復。